DESCRIPTION OF THE BDX 930 PROCESSOR AT THE GATE LOGIC LEVEL

FINAL REPORT

BY:

F. SWERN J. MC GOUGH

THE BENDIX CORPORATION FLIGHT SYSTEMS DIVISION TETERBORO, N.J. 07608

CONTRACT NO. NASI-16807

NASA NATIONAL AERONAUTICS AND SPACE AGENCY LANGLEY RESEARCH CENTER HAMPTON, VIRGINIA 23665

APRIL 1982

(NASA-CR-181642) DESCRIPTION OF THE BDX 930 FICCESSOR AT THE CATE LOGIC LEVEL Final Report (Bendix Corp.) 325 p

N88-70994

TABLE OF CONTENTS

SECTION	TITLE	PAGE
1.0 1.1 1.2	INTRODUCTION Background Objectives	6 6 6
2.0	BDX 930 ARCHITECTURE	7
3.0	PROCESSOR BOUNDARIES	12
4.0 4.1 4.2 4.3 4.4 4.5	EXTERNAL INTERFACES Clock Inputs Memory Interface I/O Interface Interrupt System Test Set Control Test Points	20 20 20 20 21 27
5.0	EMULATION SYSTEM SYNTAX DEFINITION	29
5.1 5.2	Library of Chip Definitions Circuit Card Definitions	29 33
5.3	Processor Definition	36
5.4	System Definition	37
6.0	VALIDATION OF THE EMULATION SYSTEM SYNTAX DESCRIPTION OF THE BDX 930 COMPUTER	38
7.0	CHIP LIBRARIES	40
8.0	INTERCONNECTION DESCRIPTION	66
9.0	EXTENSION TO A COMPLETE SIFT PROCESSOR	67
10.0	REFERENCES	69
APPENDIX A	CPU CARD CHIP LIBRARY IN EMULATION SYSTEM SYNTAX	70
APPENDIX B	CPU CARD CHIP LIBRARY IN BLISS	111
APPENDIX C	TIMING AND CONTROL CARD CHIP LIBRARY IN EMULATION SYNTAX AND IN BLISS	176
APPENDIX D	BDX 930 PROCESSOR INTERCARD DESCRIPTION	184
APPENDIX E	CPU CARD DESCRIPTION	192
APPENDIX F	TIMING AND CONTROL CARD DESCRIPTION	2/13

TABLE OF CONTENTS (Continued)

SECTION	TITLE	PAGE
APPENDIX G	PROM DATA	250
APPENDIX H	CONTENTS OF THE COMPUTER TAPE SUPPLIED FOR SOURCE CODE DISTRIBUTION	271
APPENDIX I	SELF-TEST PROGRAM	274

LIST OF FIGURES

FIGURE	TITLE	PAGE
1	PARALLEL OPERATION OF THE BDX 930 PROCESSOR	9
2 3	COMPONENTS OF THE BDX 930 CPU	11
	PROCESSOR ARCHITECTURE	13
4	SCHEMATIC DIAGRAM, CPU CARD	14
4 5 6 7 8	SCHEMATIC DIAGRAM, TIMING AND CONTROL CARD	19
6	MICROCIRCUITS AND EQUIVALENT GATE COUNT	43
7	SSI AND PROM SCHEMATIC DIAGRAMS	44
. 8	54LS113	48
	54LS151, 54S151	49
10	54LS153	50
11	54LS158	51
12	54LS169	52
13	54LS175	53
14	54LS253	54
15	54LS273	55
16	54LS352	56
17	54LS374	5 7
18	25LS377	58
19	9407 EQUIVALENT CIRCUIT - BDX 930 APPLICATION	59
20	9407 SCHEMATIC DIAGRAM	60
21	2901A OVERVIEW	62
22	2901A SCHEMATIC DIAGRAM	63
23	2901 RAM REPRESENTATION	64
24	AM2902	65
25	SIFT SYSTEM	68
26	SIFT COMPUTER	68

LIST OF TABLES

TABLE	TITLE	PAGE
1 2	COMPUTER CONNECTOR PINS SYNTAX DEFINTION	22 34
2 3	INTEGRATED CIRCUIT CHIP LIBRARY	41
4	54-S-00	71
4 5 6 7	54-LS-00	72
6	54-S-02	73 74
	54-LS-02	74 75
8 9	54-S-04 54-LS-08	75 76
10	54-S-32	77
11	54-LS-86	78
12	54-LS-113	79
13	54-125	80
14	54-S-151	81
15	54-LS-151	82
16	54-LS-153	83 84
17	54-LS-158 54-LS-169	85
18 19	54-LS-175	87 87
20	54-LS-245	88
21	54-LS-253	89
22	54-LS-273	90
23	54-S-288	91
24	54-LS-352	92
25	54-LS-367	93
26	54-LS-374	94 95
27	25-LS-377 54-S-472	96
28 29	54-LS-472	97
30	9407	98
31	AM-2901-A	101
32	AM-2902	11.0
33	MODULE TCS113	112
34	MODULE TCS151	114
35	MODULE TCS151	116
36	MODULE TXS153 MODULE TCS158	118 120
37 38	MODULE TCS169	120
38 39	MODULE TC175	126
40	MODULE TC253	126
41	MODULE TC273	130

LIST OF TABLES (Continued)

TABLE	TITLE	PAGE
TABLE 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64	MODULE TC352 MODULE TC374 MODULE TC377 MODULE T9407 MODULE T2901A 74-LS-00 74-LS-08 74-S-10 74-LS-11 74-S-20 74-S-37 74-40 CARD ASSIGNMENT TABLE CARD INTERCONNECTION TABLE COMPUTER CONNECTOR PINS CPU CHIP LABELS MODULE P1T MODULE P2T MODULE P3T MODULE P4T CPU BOARD CPU BOARD CONNECTOR PINS TIMING & CONTROL CHIP LABELS T&C BOARD MODULE P2T TIMING & CONTROL BOARD CONNECTOR PINS SEQUENCER CONTROL BOARD CONNECTOR PINS	133 135 138 141 147 177 178 179 180 181 182 183 186 187 188 194 196 201 212 223 230 239 245
65 66 67 68 69 70 71	START TABLE MICROCODE MEMORY COVERAGE OF THE MEMORY ADDRESS PROCESSOR	253 262
72 73	OPERATIONS COVERAGE OF ALU CONTROL FIELDS COVERAGE OF SCRATCHPAD ADDRESSING CONTROL	281 282
74 75 76 77 78	FIELD COVERAGE OF CONDITION SELECT FIELD COVERAGE OF STATUS FLAG LOGIC FIELD COVERAGE OF SHIFT IN MUX FIELD ORDER OF INSTRUCTION EXECUTION ADDITIONAL MICROMEMORY COVERAGE	282 283 283 284 285

1.0 INTRODUCTION

1.1 Background

Logic emulation is a useful tool in assessing the reliability of Fault Tolerant Computer Systems. However, using current software emulators, the host computer requires an execution time that is ten thousand or more times that of the emulated processor. For a computer system like SIFT, the resources required to do fault injection experiments in software may be prohibitive in some testing applications. Injecting faults in the SIFT hardware is one way to circumvent the problem; however, without special hardware, faults can only be injected at the chip level, and not at the gate level.

NASA-Langley Research Center is developing and studying a system for emulating and analyzing Fault Tolerant Computer Systems, using a QM-1 Emulator. The QM-1 is a high-speed, general-purpose digital computer that operates with two levels of microprogram control. The second level of microprogram control is normally used for emulating another computer's instruction set in a very efficient manner. The proposed system will use this second level microprogram as a general purpose logic emulator, with a description of the emulated processor residing in the first level microprogram storage. This arrangement whould result in an efficient vehicle for studying faults injected into computer systems at the gate level.

1.2 Objectives

A gate-level description of SIFT is required to be resident in the microprogram storage of the QM-1. The emulation includes a syntax for describing the SIFT system and a translator for constructing the microprogram storage from the syntax description.

The development of the emulation system is proceeding in stages, and a description of the full SIFT computer is not immediately needed. This study represents the first step, and is a description of the BDX-930 Processor in the emulation system syntax.

2.0 BDX-930 ARCHITECTURE

The BDX-930 Digital Processor is a microprogrammed, pipelined machine designed around the AMD2901A four bit microprocessor slice. The machine contains sixteen general purpose registers of which four registers may be loaded directly from memory and two registers may be used as base registers. One register is used as a stack pointer.

The program counter and memory address register are contained in the 9407, a chip designed to perform memory address arithmetic. Along with a temporary register contained on the same chip, the BDX-930 is able to perform four basic addressing modes involving three registers and various instruction fields.

The machine contains three memory interface data registers which are used to input and output memory data. There are also a number of one bit status flag registers that can be manipulated under program control. This includes the Fl and F2 registers, which are hardware flags, and the interrupt enable, overflow status registers. There also exist the indirect and link registers used by the microcode for branching.

The microcode is contained in seven proms and a pipeline register is included for simultaneous microcode fetch and decoding. Various internal and external conditions can affect microcode branching as selected by the microcode itself and a microcode control prom. In addition to a rich instruction set which includes 16 and 32 bit fixed point operations, there is a test set interface in the microcode. A selectable saturate mode is available which limits the results of arithmetic operations when overflow or underflow occur.

Instruction execution is accomplished by a pipelined architecture; various stages of execution occur simultaneously for a sequence of instructions. Consider, for instance, four instructions, A,B,C,D, to be executed in sequence. During the same clock cycle it is possible for the program counter to be incremented to point to instruction D, while instruction C is being fetched, instruction B is being decoded and instruction A is being executed.

With this level of parellelism, it will be noted that when the execution phase of an instruction is one clock cycle, the average time to perform the entire instruction will be one clock cycle. This relation can better be understood by referring to Figure 1.

It should also be noted that the BDX-930 is roughly partitioned into the four stages of the pipe: address, fetch, decode, and execute.

Partition 1 - Address Processor

- 4 9407 Memory Address Processor Equivalent-Circuit
- Selector Chips to Multiplex Memory Address Source
 - 4 54LS352 4:1
 - 2 54LS158 2:1

Partition 2 - Data and Status Registers

- 2 54LS374 Memory Input Buffer Register
- 2 54LS374 Memory Output Buffer Register
- 2 54LS374 Next Instruction Register
- 3 54LS113 Single Bit Registers for
 - overflow
 - indirect addressing
 - link (bit carry for divide)
 - interrupt mode
 - Fl and F2
- 2 54LS153 Select Overflow, Link, and Indirect Bit Sources.
 2 54LS245 octal bus transceivers

Partition 3 - Microcontroller

- Pipeline Register
 - 4 54LS273 octal latch
 - 4 54LS175 guad latch
 - 1 54LS374 octal latch with tri-state
- 1 54LS273 External Signal Synchronizer
- 3 54LS151 Selectors 8:1 for Branch Conditions
- 1 54LS169 Counter for Shift and Multiply Instructions
- 1 54LS169 Counter for Multiple Register Load-Store Instructions
- 1 54LS377 Instruction Register
- 1 54LS253 Microcode Branch Selector

Partition 4 - Execute

- 4 AMD2901A 4 Bit Slice ALU
- 1 AMD2902 Lookahead Carry
- 2 54LS153 Selector 4:1 Register Selectors
- 1 54LS253 Selector 4:1 Shift Bit Selector

PARALLEL OPERATION OF THE BDX930 PROCESSOR

BDX - 930 INSTRUCTION FLOW DIAGRAM

MICRO CYCLE				-	7	m	+	S	9	7	8
CALCULATE INSTRUCTION ADDRESS	<	æ	C	a			ш	u.			g
FETCH	2	A	8	ပ			D	w			F
DECODE	➤.	7 .	⋖	B			၁	O			m.
EXECUTE	×	٨	2	4	8	B	В	ပ	۵	a	a
EFFECTIVE EXECUTION TIME				٧		8		၁		۵	

XYZ - PREVIOUS INSTRUCTIONS E, F, G = SUBSEQUENT INSTRUCTIONS

- CONCURRENT CALCULATE INSTRUCTION ADDRESS, FETCH, DECODE AND EXECUTE OF INSTRUCTIONS
- **O** 8 MICRO CYLES TOTAL EFFECTIVE EXECUTION TIME

FIGURE 1

These stages of the pipe are joined by various buses throughout the CPU. These buses are formed from tri-state logic and some are bidirectional. An enumeration of the major buses includes

- Y Connects the output of the ALU (AMD2901A) to the address processor and the output register. In addition, it connects the output of the next instruction buffer to the start address register and instruction register.
- D Connects the memory data register and the program counter to the input of the ALU.
- DAT Bidirectional bus connecting memory and I/O to the memory data register and output register.
- M Bidirectional memory data bus
- MAR Memory Address Bus
- U Microcode Bus
- IR Instruction Register
- A list of the devices used in the BDX-930 and their failure rates is given in Figure 2. The data was obtained from MIL-HDBK127B, Notice 2.

COMPONENTS OF THE BDX930 CPU

	FAILURE RATE/PER UNIT
DEVICE	(PPMH)
9407	1.3931 2.1656
2901A 2902	2.1656 0.3898
5440	0.0653
54125	0.0855
471.40	
54\$00	0.0855
54\$04	0.1003
54\$10	0.0764
54S20	0.0654
54\$32	0.2138
545288 (32x8 prom)	0.1787
545472 (512x8 proms)	1.008
54LS00	0.084
54LS02	0.084
54LS04 54LS08	0.0983
54LS11	0.0752
346311	0.084
54LS86	0.084
54LS113	0.1447
54LS151	0.1483
54LS153	0.1447 0.1410
54LS158 54LS169	0.6603
54LS175	0.1703
54LS245	0.3792
54LS253	0.1447
EA1 C272	0.1636 0.6882
54LS273	0.2681
54LS352	0.3117
54LS367	0.1100 0.7234
54LS374	0.7234
54LS377	U./140


FIGURE 2

3.0 PROCESSOR BOUNDARIES

This description of the BDX-930 Processor includes only the components of the CPU (Central Processor Unit). This includes the arithmetic processing unit, the program control unit and the computer control unit. These areas of the processor, shown in Figure 3, are contained on the CPU and timing/control cards.

Main memory, I/O interface, DMA and data buffering for the main memory and I/O were not simulated. Neither were the interrupt priority logic and the master clock.


In all, logic, equivalent to approximately 5100 gates, was described. These boundaries are equivalent to Bendix's existing gate-level emulation as described in (Ref. 1). Schematic diagrams of the SIFT processor, showing the CPU card, described in its entirety, and the portion of the timing and control card included in this description, are given in Figures 4 and 5.




EMULATED COMPONENT

PROCESSOR ARCHITECTURE

FIGURE 3








FIGURE 4 (Continued)






FIGURE 4





41.11.

FIGURE 5

4.0 EXTERNAL INTERFACES

Successful execution of a BDX-930 emulation requires that certain external logic signals be supplied. A listing of these signals is given in Table 1, grouped according to function.

4.1 Clock Inputs

The oscillator and divider chain (resident on the timing and control card) was not included in this description. A simulated four megahertz signal must enter J10 pins 11B (AT) and 23B (A). The "power-on sequence" is followed after a signal with a high to low sequence is input on J10 pin 50B (POS):

4.2 Memory Interface

Sixteen signals are presented by the CPU with a memory address inverted on connector J10 pins 4B, 5B, 6B, 7B, 13B, 15B, 16B, 17B 35B, 36B, 38B, 39B, 52B, 53B, 54B and 56B (MAROO* - MAR15*). Memory data enters and exits the processor on a bi-directional I/O bus contained on connector J10 pins 9A, 11A, 12A, 13A, 21B, 22B, 27B, 31A, 31B, 33A, 33B, 34A, 34B, 36A, 38A and 39A (DATOO-DAT 15).

A memory request is indicated by a low signal on connector J9 pin 55A (MEM*). When a write operation is being requested, a low signal is presented on connector J9 pin C7C (MM*); otherwise, a read operation is being requested. The modified clocking scheme used in this model assumes that the memory operation is complete at the end of a single clock cycle, i.e. the handshake logic is not included in the description.

4.3 I/O Interface

Only a rudimentary I/O interface was included in the description. Sixteen bit I/O data enters and exits the processor on the DAT bus (DATOO-DAT15), as in the memory interface. For output, a low signal is generated on connector J9 pin 19C (QIO*). A low signal is generated for an input instruction on connector J9 pin 22C (QII*). A low signal is presented whenever the I/O bus is to be read on connector J9 Pin 27B (QIOIN*).

The remaining I/O strobes (necessary for the proper execution of the I/O instructions) were not simulated.

Three discrete external signals can be individually tested using skip instructions and enter the CPU on connector J10 pins 2A, 3A and 4A (EXT1, EXT2, EXT3). A discrete output is available on connector J10 pin 10A (FLAG 2). A status input is available for use with crtain I/O instructions (ISR, OSR) on connector J10 pin 25B (READY).

4.4 Interrupt System

The interrupt system can be armed and disarmed externally via a logic signal on connector J10 pin 24A (ARM). A logical "OR" of all interrupt requests enters the CPU by an inverted logic signal on connector J10 pin 29A (IR*). When processing the interrupt, a signal is provided to determine the page of the interrupt address (by tying it to the I/O bus in the back plane) on connector J10 pin 27A (IAM*).

4.5 Test Set Control

These signals interface a test set or software development system and can be used to simulate such a system.

4.6 Test Points

These signals are available for monitoring various points in the CPU.

computer connector $pins^{(1)}$

DATA BUS CONNECTIONS

CONN PIN	SIG IDENT	IC PIN	FUNCTION
J10-7B	MAROO*	1143 - 20	OUTPUT
J10-6B	MARO1*	U43 - 18	OUTPUT
J10-5B	MARO2*	U43 - 16	OUTPUT 3
J10-4B	MARO3*	U43 - 14	OUTPUT J
J10-17B	MARO4*	U42 - 20	OUTPUT %
J10-16B	MAR05*	U42 - 18	OUTPUT _
J10-15B	MARO6*	U42 - 16	OUTPUT ¬
J10-13B	MAR07*	· U42 - 14	OUTPUT 9
J10-39B	MARO8*	U40 - 20	OUTPUT a
J10-38B	MARO9*	U40 - 18	OUTPUT >
J10-36B	MAR10*	U40 - 16	OUTPUT
J10-35B	MAR11*	U40 - 14	OUTPUT 12
J10-56B	MAR12*	U39 - 20	OUTPUT 13,
J10-54B	MAR13*	U39 - 18	OUTPUT '
J10-53B	MAR14*	U39 - 16	OUTPUT
J10-52B	MAR15*	U39 - 14	OUTPUT

⁽¹⁾ See Figures 4 and 5 for Signal Identities.

TABLE 1

J10-27B	DAT00	U37 - 18	I/0	17
J10-9A	DAT01	U37 - 17	1/0	\- <u>\$</u>
J10-22B	DATO2	U37 - 14	1/0	' 4
J10-21B	DAT03	U37 - 13	1/0	20
J10-11A	DATO4	U37 - 8	1/0	٠,
J10-12A	DAT05	U37 - 7	I/0	1 1
J10-39A	DAT06	U37 - 4	I/0	
J10-13A	DAT07	U37 - 3	1/0	en e u
J10-34B	DAT08	U36 - 18	1/0	? 5
J10-33B	DAT09	U36 - 17	1/0	?:5
J10-34A	DAT10	U36 - 14	1/0	27
J10-31B	DAT11	U36 - 13	1/0	ું જ
J10-31A	DAT12	U36 - 8	1/0	2.9
J10-33A	DAT13	U36 - 7	1/0	F, 2
J10-36A	DAT14	U36 - 4	1/0	
J10-38A	DAT15	U36 - 3	I/0	3.3

TABLE 1 (Continued)

I/O AND MEMORY CONTROL SIGNALS

CONN PIN	SIG IDENT	IC PIN	FUNCTION
J9-19C	010*	U04 - 5	OUTPUT 33
J9-22C	011*	U32 - 6	OUTPUT
J9-27B	QIOIN*	U05 - 6	OUTPUT
J9-27C	MM*	U38 - 9	OUTPUT
J9-55A	MEM*	U32 - 8	OUTPUT
J10-2A	EXT1	U72 - 4	INPUT
J10-3A	EXT2	U72 - 3	INPUT
J10-4A	EXT3	U72 - 2	INPUT
J10-10A	FLAG2	U71 - 8	OUTPUT
J10-25B	READY	U09 - 17	INPUT
J10-29A	IR*	U48 - 3	INPUT 3%
J10-24A	ARM	U63 - 1	INPUT 2 3
J10-27A	IAM*	U48 - 6	OUTPUT 😅 🕏

TABLE 1 (Continued)

TEST SET CONTROL SIGNALS

CONN PIN	SIG IDENT	IC PIN	FUNCTION
J10-19A	TEST*	U48 - 13	INPUT
J10-26B	TSSR	U09 - 18	INPUT
J10-6A	HLTP*	U65 - 12	OUTPUT
J10-25A	HALT*	U48 - 9	OUTPUT

TABLE 1 (Continued)

CLOCK SIGNALS

CONN PIN	SIG IDENT	IC PIN	FUNCTION
J10-11B	AI	U20 - 5	INPUT
J10-23B	A	U13 - 1	INPUT
J10-50B	POS	U60 - 1	INPUT

TABLE 1 (Continued)

TEST POINT SIGNALS

CONN PIN	SIG IDENT	IC PIN	FUNCTION
J10-9B	ZERO	U09 - 7	OUTPUT
J10-10B	1200	U25 - 11	OUTPUI
J10-128	1801	U25 - 5	OUTPUT
J10-14A	13	U19 - 8	OUTPUT
J10-15A	ETIR*	U46 - 1	OUTPUT
J10-16A	12	U56 - 4	ÚQIEU T
J10-18A	COND	U49 - 3	TUSTUO
J10=18B	TOR*	บ20 - ล	OUTPUT
J10-198	TDR*	U20 - 11	CUTPUT
J10-20A	ELSB*	U 70 - 4	OUTPUT
J10-20B	TIB*	U20 - 6	OUTPUT
J10-21A	ESPC*	U70 - 3	CUTPUT
J10-22A	ESTRT*	U70 - 12	OUTPUT
J10-23A	EBCH*	U70 - 1	OUTPUT
J10-26A	EDR	U48 - 60	OUTPUI
J10-30A	AGV .	U09 - 4	OuTPUT
J10-35A	FQV	U06 - 6	OUTPUT
J10-37A	RPTOV*	U04 - 14	OUTPUT
J10-40A	Il	U64 - 11	OUTPUT
J10-40B	TROB	U25 - 12	OUTPUT
J10-418	SIGN	U09 • 6	OUTPUT
J10-42B	COUT	U09 - 13	OUTPUT
J10-43B	1602	U18 - 11	OUTPUT
J10-45B	1809	U25 - 4	OUTPUT
J10-46A	UMA9	U15 - 15	OUTPUT

TABLE 1 (Continued)

J10-47A	BAMU	U15 - 19	OUTPUT
J10-48A	UMA7	U15 - 18	TUSTOO
J10-49A	UMA6	U15 - 17	OUTPUT
J10=50A	UMA5	U15 - 16	OUTPUT
J10-51A	UmA4	U15 - 5	OUTPUT
J10-51B	TR03	U18 - 5	OUTPUT
J10-52A	UMA3	U15 - 4	OUTPUT
J10-53A	UmA2	U15 - 3	OUTPUT
J10-54A	UMA1	U15 - 2	TUSTUO
J10-55A	UMAO	U15 - 1	OUTPUT
J10-1A	IND	U13 - 6	OUTPUT
J10-26	LINK	U13 - 8	OUTPUT
J10-5A	PFEIN	U06 - 8	OUTPUT
J10-30B	A*	U38 - 15	OUTPUT
J10-7A	EX*	U19 - 11	OUTPUT

TABLE 1 (Continued)

5.0 EMULATION SYSTEM SYNTAX DEFINITION

The pre-processor for the QM-1 emulation system accepts a description of a computer system separated into several sections. These sections are hierarchical in nature so that the emulation can grow in a modular fashion.

The definition of a computer system consists of the following sets of information:

- 1. Interconnections of processor units, and
- 2. Description of the function and operation of each external connection.

The definition of a processor unit consists of the following sets of information:

- 1. Table of card labels and their respective position designation or name in the card file on the motherboard,
- 2. Card file or motherboard interconnections, and
- 3. Description of function and operation of each external connection.

The definition of a circuit card consists of the following sets of information:

- 1. Library of chip definitions by type,
- 2. Table of chip labels vs. chip types,
- 3. Table of list of connections between chips and also card connectors.
- 4. Card label or identifier, and
- 5. Description of function and operation of each of the external connections.

5.1 Library of Chip Definitions

The integrated circuit library is a collection of integrated circuit type definitions. These definitions contain information about the I.C., including internal logic and pin assignments. The proper syntax is given by:

Type:

Alphanumeric string terminated by an end-of-line. First character is alphabetic; no spaces allowed

(20 characters max.).

Family:

TTL

Power:

List of ID's equated to pin numbers, i.e.

VCC = P16, GND = P8.

The list is terminated by end of line that is not

preceded by a comma.

Description:

Alphanumeric string terminated.

Unused Pins:

Either a list of pins or none, i.e. Pl, P2 ...

Functions:

A list of assignment statements for each device

modeled on the chip.

The beginning of a chip definition is indicated by \$Define Chip\$.

The end is indicated by \$End Chip\$.

Assignment statement feilds conform to the following syntax:

A) Gates

G-label (pin) = Gate type (input list)
where G-label is 10 characters max.

G:

Identifies the device as a GATE.

Label:

Identifier, using the characters A..Z, O..9, '.

(Pin):

If the device output is connected to a pin or pins, then these pins are listed here. Otherwise, this

field is omitted.

Gate Type: One of the following:

AND

OR

NOT

NAND

NOR

XOR

XNDR

(Input List): Inputs to the device are indicated by a list of labels separated by commas. If an input is inverted (i.e. the logic drawing has a circle at the input) then the form is "INV(label)".

Otherwise, the form is "label".

This label can be the output of a device on the chip, or a chip pin number. The \overline{Q} output of a flip-flop is indicated by a '.

B) Three-State Gates

GTS-label (pins) = gate type (input list); disconnect (input label)
where GTS-label is 10 characters max.

GTS: Identifies the output as a 3-state device.

Label: Same as gates.

(Pins): Same as gates.

Gate Type: Same as gates.

(Input List): Same as gates.

Disconnect: DIS-HIGH if disconnect occurs when "input label"

is high

DIS-LOW if disconnect occurs when "input label"

is low.

(Input Label): Input signal that enables the 3-state device

output.

C) Flip-Flops

FF-Label (Q pins(s); \overline{Q} pins(s))= Flip-flop type (input list) where FF-label 10 characters max.

FF: Identifies device as a flip-flop.

Label: Identifies using the characters A..Z, 0..9.

Q pins: Pin number(s) of Q outputs

O pins:

Pin number(s) of $\overline{\mathbb{Q}}$ outputs

Flip-Flop Type: One of the following:

R-S

J-K T

Input List:

Each list item is of the form X = input identifies, where X can be the following:

PRESET: For preset
CLEAR: For clear
J: j input
K: k input
CLK: Clock input

DATA: Data

RESET: Reset input SET: Set input

List items are separated by commas. Only those input on the modeled device need to be specified. The clock input identifier has a modifier of - DOWN for a down-going clock and -UP for an up-going clock if the clock is not level.

D. Read-Only Memory Chips

ROM-label (pin) = Address (MSB, Next MSB, ... LSB), where ROM-label is 10 characters max.,

- OR -

ROM TS-label (pin) = Address (MSB, Next MSB, ... LSB); Operation
(input list),

where ROM TS-label is 10 characters max.,

ROM or ROMTS signify a read-only memory output with normal output or 3-state output respectively.

Pin indicates the chip pin that the output drives (if any).

Address indicates that the output is a function of the value of the input address vector.

MSB, Next MSB, ..., LSB: The address source idenfiers are listed in the order of most significant bit (MSB) to least significant bit (LSB).

Operation (Input List): If the ROM output is 3-state, this field will indicate that the control variable source and the manner in which the 3-state control is applied.

The data is stored in the ROM will be represented by a Table in the emulation. The Address (list) will tell the Translator what variables are used to form the address for the ROM.

The syntax for chip definitions is summariezed in Table 2.

5.2 Circuit Card Definitions

The description of a circuit card contains a number of tables. One table will indicate the interconnections between components and connectors on the card. The entries in this table are the pins of the components and connectors (e.g. $U2-19 \rightarrow U6-10$, $U3-6 \rightarrow P1-42$, where the first example indicates a connection of U2 and U64 and the second indicates the connection of U3 and connector P1). Another table lists the correspondence between component identifiers for the circuit board and component type (e.g. U10-54LS10).

A) Circuit Board Interconnection Table Syntax

The interconnection of the integrated circuits on the circuit card as well as the card connectors(s) are listed in this table. A table entry consists of three fields. The first field is a source or output of a device. The second field is a list of destinations. The third field, which is optional, is the signal name and is inside quote marks.

Source → destination, ..., destination "signal name".

B) Chip Label Table Syntax

The table of integrated circuit identifiers and types has entries of the form

chip id - chip type

where chip id is an identifier that will uniquely label each chip on the card (e.g. Ul, U3, Z4, etc.). Chip type is a label which identifies the type of chip and is the type field in the integrated circuit library.

C) Circuit Card Connector Pin Functions

A description of the electrical function for each connector pin on each circuit card is required so that these functions may be modeled

SYNTAX DEFINITION

```
<!C_LIBRARY> := \( IC_LIST> \( EDF> \)
<!c_List> := <!c_List> <DEFINITION>
<IC_LIST> := <DEFINITION> ·
<DEFINITION> := <HEAD> <BODY> <TAIL>
<HEAD> := $ CHIP DEFINITION $
<BODY> := <CHIP_TYPE> <FAMILY> <POWER> <DESCRIPTION>
          <unused_PIMS> <FUNCTIONS>
<chip_type> := type : <chip_iD>
<CHIP_ID> :=
              <IDENTIFIER>
<FAMILY> := FAMILY : <IDENTIFIER>
        := POWER : <POWER_LIST>
KPOWER>
<POWER_LIST> , <POWER_ENTRY>
<POWER_ENTRY> := VCC = <PIN_NUMBER>
<POWER_ENTRY> := GND = <PIN_NUMBER>
<PIN_NUMBER> := P - <CONSTANT>
<DESCRIPTION> := DESCRIPTION : <WORDS> <END_WORDS>
<WORDS> := · <WORDS> <WORD>
<WORDS> := <WORD>
<WORD> := <IDENTIFIER>
<WORD> := <CONSTANT>
<END_WORDS> :=
KUNUSED_PINS> := UNUSED PINS : KPIN_LIST>
KUNUSED_PINS> := UNUSED PINS : MONE
<PIN_LIST> := <PIN_LIST> , <PIN_NUMBER>
<PIN_LIST> := <PIN_NUMBER>
<FUNCTIONS> := FUNCTIONS : <STATEMENT_LIST>
<STATEMENT_LIST> := <STATEMENT_LIST> <ELEMENTARY_STATEMENT>
<STATEMENT_LIST> := <ELEMENTARY_STATEMENT>
<ELEMENTARY_STATEMENT> := <GATE_STATEMENT>
<ELEMENTARY_STATEMENT> := <TS_GATE_STATEMENT>
                     := <FF_STATEMENT>
KELEMENTARY_STATEMENT>
KELEMENTARY_STATEMENT> := KROM_STATEMENT>
<ELEMENTARY_STATEMENT> := <TS_ROM_STATEMENT>
<GATE_STATEMENT> := <GATE_VAR> <ASSIGN_OP> <GATE_TYPE> <ARGUEMENTS>
<GATE_VAR> := G - <LABEL> <DUTPUT_PIN>
<GATE_VAR> := G - <LABEL>
<LABEL> := <IDENTIFIER>
       := <IDENTIFIER> '
KLABEL>
<GATE_TYPE> :=
               INA
<GATE_TYPE> :=
              DR
<GATE_TYPE> := NAMD
<GATE_TYPE> :=
               TEM
<GATE_TYPE> :=
              NOR
KGATE_TYPE> := XOR
<GATE_TYPE> := XNOR
```

"+" indicates continuation of previous line.

ATTACHMENT 1, Page 1 of 2

```
<ARGUEMENTS> := ( <INPUT_LIST> )
 <input_List> := . <input_List> , <input>
 <!nput> := <$OURCE>
 <!nput> := <!nvert> <source>
 <!nvert> := inv.
<SOurce> := <PIn_number>
 <SDURCE> := 6 - <LABEL>
 <SGURCE> := GTS - <LABEL>
 <SOURCE> := FF - <LABEL>
 <SOURCE> := ROM - <LABEL>
<SOURCE> := ROMTS - <LABEL>
 <TS_GATE_STATEMENT> := <TS_GATE_VAR> <ASSIGN_OP> <GATE_TYPE>
                                ; <CONTROL> <CONTROLLLIST>
 <TS_GATE_VAR> := GTS <LABEL> <BUTPUT_PIN>
 <CONTROL> := <DISCON_HIGH>
 <CONTROL> := <DISCON_LOW>
<DISCON_HIGH> := DIS_HIGH
<DISCON_LOW> := DIS_LOW
<CONTROL_LIST> := ( <INPUT> )
<FF_STATEMENT> := <FF_VAR> <ASSIGN_OP> <FF_TYPE> <FF_ARGUEMENTS>
<FF_VAR> := FF <LABEL> <FF_DUTPUT_PINS>
<FFLOUTPUT_PINS> := ( <Q_PIN> ; <NOT_Q_PIN> )
<Q_PIN> := <PIN_NUMBER>
<Q_PIN> :=
<NDT_Q_PIN> := <PIN_NUMBER>
<MUT_Q_PIN> := .
<FF_TYPE> := D ?
<FF_TYPE> := RS
<FF_TYPE> := JK
<FF_TYPE> := T
<FFLARGUEMENTS> := ( <FFLARGUEMENTS> <FFLARG> )
<FFLARGUEMENTS> := ( <FFLARG> )
<FFLARG> := <FFLPAR> <ASSIGN_OP> <INPUT>
<FF_PAR> := P
<FF_PAR> := C
<FF_PAR> := J
<FF_PAR> := K
<FF_PAR> := DATA
<FF_PAR> := R
<FF_PAR> := SET
<FF_PAR> := CLK.UP
<FFLPAR> := CLK.DOWN
<FFLPAR> := CLK
<ROM_STATEMENT> := <ROM_VAR> <ASSIGN_OP> <ADDRESS_VECTOR>
<ROM_VAR> := ROM <LABEL> <OUTPUT_PIN>
KADDPESS_VECTOR> := ( KADDRESS_LIST> )
<ADDRESS_LIST> := <ADDRESS_LIST> , <ADDRESS>
<ADDRESS_LIST> := <ADDRESS>
<ADDRESS> := <INPUT>
<TSLFOM_STATEMENT> := <TSLROMLVAR> <ASSIGNLOP>
                                  <aDDRESs_vector> ; <control_part>
<TSLROM_VAR> := ROMTS <LABEL> <CUTPUT_PIN>
<control_part> := <control> <control_list>
<TAIL> := $ END CHIP $
                            TABLE 2 (Cont.)
```

ATTACHMENT 1, Page 2 of 2

during the emulation of the circuit card. Information such as the source of the function, its relationship to the circuit card, etc. are the kinds of information needed.

D) Card Label

Each type card will have an alpha-numberic identifier assinged of up to 10 characters.

5.3 Processor Definition

A) Card Assignment Table Syntax

This table assigns a card type (card label) to a card slot or position.

Example:	<u>Position</u>	<u>Card Type</u>
	A1	CPU
	A2	Memory
	A3 ·	Timing

B) Card Interconnection Table Syntax

The table indicates the signal connections between cards. It is of the following form:

The identifiers are of the form "card-position identifies - pin designation".

This table will also include the connection of the cards to external connectors, if any.

C) External Connection Description

Each external signal needs to be described in sufficient detail to allow simulation of these signals.

5.4 System Definition

A) Processor Interconnections Syntax

The connections between processors will be similar to the card interconnections.

B) External Signal Description Syntax

Similar to external connection description.

6.0 VALIDATION OF THE EMULATION SYSTEM SYNTAX DESCRIPTION OF THE BDX930 COMPUTER

The description of a computer as complex as the BDX930 requires some type of validation procedure to verify its correctness. Using a hierarchial approach, it is possible to show that the description is complete and functionally correct. The chip libraries and interconnection tables were translated into the BLISS Programming Language, and the resulting BDX930 simulation was used to successfully execute a self test program.

One possible source of error in the current study is the lack of a functioning preprocessor for the emulation system. Without such a preprocessor, it is impossible to check for syntax errors in the description.

The BLISS Language was designed by Digital Equipment Corporation for building system software. It is ideally suited for simulating logic networks because:

- o It is very close to assembly language and generates code efficient in execution time,
- o It contains all the necessary primitive logic operators,
- o It is a structured language with a good variety of constructs to make programming easier and more legible,
- o It contains a macro facility so that operators may be defined in a syntax similar to that of the emulator preprocessor.

A set of BLISS routines were coded representing the two cards in the processor. The interchip (and intercard) connection data, as coded in the emulator syntax, were interspersed with the BLISS statements as BLISS comments. After each BLISS chip simulation, the output connections from that chip (and certain input connections) are listed in emulator syntax. For convenience, the cards were broken down into four BLISS partitions, similar to the four stages of the instruction pipeline. After each BLISS partition was validated all signals entering and leaving each BLISS chip were visually checked to be correctly contained in the interchip connection portion of the emulation syntax description.

For simple chips (small scale integration), a single BLISS statement was written for each gate, and included in the proper BLISS partition routine. However, when the chip contained MSI or LSI, a BLISS subroutine was constructed containing a model of the chip. Again emulator syntax statements were interspersed with BLISS statements, corresponding gates being grouped together. Once the BLISS subroutine was validated, the equivalence between statements in the two languages was visually checked.

The BLISS partition routines and chip subroutines were run as an emulation using executive routines coded by Bendix for its gate level parallel emulator. This simplified the checkout procedure. A self test program, developed by Bendix for in-flight testing of its BDX930 minicomputer to a 92% coverage level of hardware faults, was used as a validation tool. Appendix I lists the self test program. The BLISS routines were considered validated when this program was successfully executed.

7.0 CHIP LIBRARIES

Table 3 lists the integrated circuits in the chip library for both the CPU card and the timing and control card. Table 4 gives an equivalent gate count for MSI and LSI chips. Figures 7 through 24 are diagrams of the gate level equivalent for each chip.

- o Appendix A contains descriptions of chips in the preprocessor syntax for the CPU card.
- o Appendix B contains BLISS routines for the chips in Appendix A.
- o Appendix C contains descriptions of chips in the preprocessor syntax for the timing and control card.

TABLE 3

INTEGRATED CIRCUIT CHIP LIBRARY

TYPE	DESCRIPTION
54_LS_00	QUAD 2-INPUT POSITIVE-NAND GATES.
54_S_00	QUAD 2-IMPUT POSITIVE-NAND GATES.
74_LS_00	QUAD 2-INPUT PUSITIVE-NAND GATES.
54_LS_02	QUAD 2-INPUR POSITIVE-NOR GATES.
54_S_02	QUAD 2-INPUR PUSITIVE-NOR GATES.
54_5_04	HEX INVERTERS.
54_LS_08	QUAD 2-INPUT POSITIVE-AND GATES.
74_LS_08	QUAD 2-INPUT POSITIVE-AND GATES.
74_5_10	TRIPLE 3-INPUT POSITIVE NAND GATES.
74_LS_11	TRIPLE 3-INPUT POSITIVE AND GATES.
74_5_20	DUAL 4-INPUT POSITIVE NAND GATES.
54_5_32	QUAD 2-INPUT POSITIVE-OR GATES.
74_5_37	QUAD 2-INPUT POSITIVE-NAND BUFFERS.
74_40	DUAL 4-INPUT POSITIVE-NAND BUFFERS.
54_LS_86	QUAD 2-INPUR EXCLUSIVE-OR GATES.
54_LS_113	DUAL GATED J - K FLIP-FLOPS.
54-125	QUAD BUS BUFFER GATES WITH THREE-STATE OUTPUTS.

TABLE 3 (CONT'D)

	TABLE 5 COOK DY
54_LS_151	1 - OF - 8 DATA SELECTORS/ MULTIPLEXERS.
54_5_151	1 - OF - 8 DATA SELECTORS/ MULTIPLEXERS.
54_LS_153	DUAL 1 - OF - 4 DATA SELECTORS/ MULTIPLEXERS.
54_LS_158	2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH INVERTED OUTPUTS.
54_LS_169	SYNCHRONOUS 4-BIT UP/DOWN COUNTER.
54_LS_175	QUAD D-TYPE FLIP-FLOPS.
74_LS_245	OCTAL BUFFERS, LINE DRIVERS, LINE RECEIVERS WITH INVERTED 3-STATE OUTPUTS.
54_LS_253	DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS.
54_L5_273	OCTAL D-TYPE FLIP-FLOPS
54_5_288	32 WORDS BY 8 BIT PROM WITH 3-STATE OUTPUTS.
54_LS_352	DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS.
54_LS_367	HEX BUS DRIVERS WITH 3-STATE OUTPUTS.
54_LS_374	OCTAL D-TYPE TRANSPARENT LAICHES, AND EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS.
25_L\$_377	OCTAL D-TYPE FLIP-FLOPS.
54_LS_472	512 WORDS BY 8 BIT PROM WITH 3-STATE OUTPUTS.
54_5_472	512 WORDS BY 8 BIT PROM WITH 3-STATE OUTPUTS.
AM_2901_A	BIPOLAR MICROCONIROLER.
AM_2902	LOOK-AHEAD CARRY GENERATORS.
9407	MEMORY ADDRESS GENERATORS.


MICROCIRCUITS AND EQUIVALENT GATE COUNT

DEVICE	EQUIVALENT GATES
2901A	798
2902	19
54113	8
54151	17
54153	16
54158	15
54169	58
54175	22
54245	18
54253	16
54273	34
54352	16
54374	26
54377	35
9407	143

FIGURE 6


QUADRUPLE 2-INPUT POSITIVE-NAND GATES

positive logic: Y = AB



QUADRUPLE 2-INPUT POSITIVE-NOR GATES 02


positive logic



HEX INVERTERS

04


positive logic



QUADRUPLE 2-INPUT POSITIVE-AND GATES

80

positive logic Y = A8




SSI AND PROM SCHEMATIC DIAGRAMS FIGURE 7

TRIPLE 3-INPUT POSITIVE-NAND GATES

10


positive logic Y = ABC



TRIPLE 3-INPUT POSITIVE-AND GATES

- 11


pasitive logi Y = ABC



DUAL 4-INPUT POSITIVE-NAND GATES

20

positive logic: Y = ABCD



QUADRUPLE 2-INPUT POSITIVE-OR GATES

12

positive logic Y = A+B





FIGURE 7 (CONT'D)

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS

37


positive logi Y = AR



DUAL 4-INPUT POSITIVE-NAND BUFFERS

40

positive logic: Y = ABCD



QUADRUPLE 24NPUT EXCLUSIVE OR GATES WITH THE STATE STA

QUADRUPLE BUS BUFFER GATES

125

positive logic:

Output is off (disabled) when C is high,





FIGURE 7 (CONT'D)


HEX BUS DRIVERS

NONINVERTED DATA OUTPUTS 4-LINE AND 2-LINE ENABLE INPUTS 3-STATE OUTPUTS



286-BIT PROGRAMMABLE READ-ONLY MEMORIES

288 32 S-BIT WORDS 3STATE OUTPUTS



PROGRAMMABLE READ-ONLY MEMORIES

472 3-STATE OUTPUTS







FIGURE 7 (CONT'D)





54LS113 FIGURE 8






FIGURE 10






FIGURE 11












FIGURE 14












54LS377 FIGURE 18










9407 PART II FIGURE 20 (CONT'D)

61




2901 4 - BIT SLICE OVERVIEW FIGURE 21





- 2901.RAM REPRESENTATION

FIGURE 23



AM2902A

FIGURE 24

8.0 INTERCONNECTION DESCRIPTION

- o Appendix D BDX930 Processor Intercard
- o Appendix E CPU Card
- o Appendix F Timing and Control Card

9.0 EXTENSION TO A COMPLETE SIFT PROCESSOR


The objective of the present program is to eventually emulate the SIFT (Software Implemented Fault Tolerance) Computer System. While this report describes the BDX930 Processor, the next logical step is to describe a SIFT Processor with its associated I/O.

SIFT is an ultra-reliable computer system that is designed for flight critical aircraft control and avionics applications. It is based on a multiprocessor architecture that achieves fault tolerance by replicating computing tasks among processing units. Error detection and system reconfiguration are performed by software. The SIFT system is shown in Figure 23 in a 7-processor configuration. A single processor is shown in Figure 24.

In order to emulate a SIFT Processor, it is necessary to extend the present description to include the following cards.

- o J2 Bus Processor Interface
- o J3 Memory Interface and Control
- o J4 Broadcast Receiver
- o J5 1553 Data Link
- o J7 & J8 Main Memory, and
- o J9 Remaining Timing and Control

This is approximately ten sheets of logic, compared to six sheets already simulated.



P1 P7 PROCESSOR

SENSORS &

SERVOS

MAIN PROCESSOR MEMORY PROCESSOR DATA & ADDRESS BUSSES TRANSACTION PTR. DATA TRANSACTION FILE 1553A BROADCAST RECEIVER CONTROLLER DESTINATION SEQUENCER SEQUENCER ADDRESS

FIGURE 26 SIFT COMPUTER

TO OTHER

PROCESSORS

FROM OTHER

PROCESSORS

10.0 REFERENCES

1. McGough, J., Swern, F., "Measurement of Fault Latency in a Digital Avionic Mini Processor", NASA CR-3462, NASA Langley Research Center, Hampton, VA, October 1981.

APPENDIX A

CPU CARD CHIP LIBRARY IN EMULATION

SYSTEM SYNTAX

s CHIP DEFINITION \$

IYPE: 54_S_00

FAMILY: TTL

POWER: VCC = P=14, GND = P=7

DESCRIPTION: QUAD 2-INPUT POSITIVE-NAND GATES.

UNUSED PINS: NONE

FUNCTIONS:

G=01(P=3) = NAND(P=1, P=2)

G=02(P=6) = NAND(P=4, P=5)

G=03(P=8) = NAND(P=9, P=10)

G=04(P=11) = NAND(P=12, P=13)

s END CHIP s

TYPE: 54_LS_00

FAMILY: ITL

POWER: VCC = P-14, GND = P-7

DESCRIPTION: GUAD 2-INPUT POSITIVE-NAND GATES.

UNUSED PINS: NONE

FUNCTIONS:

G=01(P=3) = NAND(P=1, P=2)

G=02(P=6) = NAND(P=4, P=5)

G=03(P=8) = NAND(P=9, P=10)

G=04(P=11) = NAND(P=12, P=13)

\$ END CHIP S

TYPE: 54_S_02

FAMILY: TIL

POWER: VCC = P-14, GND = P-7

DESCRIPTION: QUAD 2-INPUT POSITIVE-NOR GATES.

UNUSED PINS: NONE

FUNCTIONS:

G=01(P-1) = NOR(P-2, P-3)

G=02(P=4) = NOR(P=5, P=6)

G=03(P=10) = NUR(P=8, P=9)

G=04(P=13) = NOR(P=11, P=12)

\$ END CHIP \$

TYPE:

54_LS_02

FAMILY:

TTL

PO*ER:

VCC = P-14, GND = P-7

DESCRIPTION:

QUAD 2-INPUT POSITIVE-NOR GATES.

UNUSED PINS:

NONE

FUNCTIONS:

G=01(P=1) = NOR(P=2, P=3)

G+02(P-4) = NOR(P-5, P-6)

G=03(P=10) = NOR(P=8, P=9)

G=04(P=13) = NOR(P=11, P=12)

\$ END CHIP \$

TYPE: 54_S_04

FAMILY: TTL

POWER: VCC = P-14, GND = P-7

DESCRIPTION: HEX INVERTERS.

UNUSED PINS: NONE

FUNCTIONS:

G=01(P=2) = INV(P=1)

G=O2(P=4) = INV(P=3)

G=03(P=6) = InV(P=5)

G=04(P=8) = INV(P=9)

G=05(P=10) = INV(P=11)

G=06(P=12) = INV(P=13)

S END CHIP \$

TYPE:

54_LS_08

FAMILY:

TTL

POWER:

VCC = P-14, GND = P-7

DESCRIPTION:

QUAD 2-INPUT POSITIVE-AND GATES.

UNUSED PINS:

NONE

FUNCTIONS:

G=01(P=3) = AND(P=1, P=2,)

G=02(P=6) = AND(P=4, P=5)

G=03(P=8) = AND(P=9, P=10,)

G=04(P=11) = AND(P=12, P=13)

s END CHIP \$

TYPE: 54_S_32

FAMILY: TTL

POWER: VCC = P-14, GND = P-7

DESCRIPTION: QUAD 2-INPUT POSITIVE-OR GATES.

UNUSED PINS: NONE

FUNCTIONS:

G=01(P=3) = OR(P=1, P=2,)

G=02(P=6) = OR(P=4, P=5,)

G=03(P=8) = OR(P=9, P=10)

G=04(P=11) = OR(P=12, P=13)

\$ END CHIP \$

TYPE: 54_LS_86

FAMILY: TTL

POWER: VCC = P-14, GND = P-7

DESCRIPTION: QUAD 2-INPUT EXCLUSIVE-OR GATES.

UNUSED PINS: NONE

FUNCTIONS:

G=01(P=3) = XOR(P=1, P=2)

G=D2(P=6) = XOR(P=4, P=5)

G=D3(P=8) = XOR(P=9, P=10)

G=D4(P=11) = XOR(P=12, P=13)

S END CHIP S

TYPE:

54_LS_113

FAMILY:

TTL

POWER:

VCC = P-14, GND = P-7

DESCRIPTION:

DUAL GATED J - K FLIP-FLOP.

UNUSED PINS:

NONE

FUNCTIONS:

FF=A(P=5, P=6) = J=K (PRESET=INV(P=4)

J=P-3 K=P-2

CLK_UP=P-1)

FF-B(P-9, P-8) = J-K (PRESET=INV(P-10)

J=P-11

K=P=12

CLK_UP=P-13

\$ END CHIP \$

TABLE 12

TYPE: 54_125

FAMILY: TTL

POWER: VCC = P-14, GND = P-7

DESCRIPTION: QUAD BUS BUFFER GATES WITH

THREE-STATE OUTPUTS.

UNUSED PINS: NONE

FUNCTIONS:

GTS=Y1(P-3) = AND(P-2); $DIS_HIGH(P-1)$

GTS=Y2(P=6) = AND(P=5); DIS_HIGH(P=4)

GTS=Y3(P=8) = AND(P=9); $OIS_HIGH(P=10)$

GTS=Y4(P=11) = AND(P=12); $DIS_HIGH(P=13)$

\$ END CHIP S

s CHIP DEFININITION s

TYPE: 54-5-151

FAMILY: TTL

POWER: VCC = P-16, G-ND = P-8

DESCRIPTION: 1 - OF - 8 DATA SELECTORS/

MULTIPLEXERS.

UNUSED PINS: NONE

FUNCTIONS:

G=IAB = NOT(P=11)G=IA = INV(G=IAB)

G=IBB = NQT(P=10)G=IB = INV(G=IBB)

G-ICB = NOT(P-9)G-IC = INV(G-ICB)

G-STB = INV(P-7)

G-GO = AND(G-STB, P-4, G-IAB, G-IBB, G-ICB)

G=O1 = AND(G=STB, P=3, G=IA, G=IBB, G=ICB)

G=02 = AND(G=STB, P=2, G=1AB, G=1B, G=1CB)

G=03 = AND(G=STB, P=1, G=IA, G=IB, G=ICB)

G=04 = AND(G=STB, P=15, G=1AB, G=1BB, G=IC)

G=05 = AND(G=STB, P=14, G=1A, G=1BB, G=1C)

G=06 = AND(G=STB, P=13, G=1AB, G=1B, G=1C)

G=07 = AND(G=STB, P=12, G=IA, G=IB, G=IC)

G-W(P-6) = NOR(G-00, G-01, G-02, G-03, G-04, G-05, G-06, G-07)

G=Y(P=5) = INV(G=w)

s END CHIP \$

TYPE: 54_LS_151

FAMILY: TIL

POWER: VCC = P-16, G-ND = P-8

DESCRIPTION: 1 - OF - 8 DATA SELECTORS/ MULTIPLEXERS.

UNUSED PINS: NONE

FUNCTIONS:

G+TAB = MOT(P-11)G-TA = TMV(G-TAB)

G=IBB = NUT(P=10)G=IB = INV(G=IBB)

G=ICB = NUT(P=9)G=IC = INV(G=ICB)

G=STB = INV(P=7)

G=00 = AND(G=STB, P=4, G=1AB, G=1BB, G=1CB)

G=01 = AND(G=STH, P=3, G=IA, G=IBH, G=ICH)

G=02 = AND(G=STB, P=2, G=IAB, G=IB, G=ICB)

G=03 = AND(G=STB, P=1, G=1A, G=1B, G=1CB)

G=04 = AND(G=STB, P=15, G=TAB, G=1BB, G=IC)

G-05 = AND(G-STB, P-14, G-IA, G-TBB, G-IC) G-06 = AND(G-STB, P-13, G-TAB, G-IB, G-IC)

G-07 = AND(G-STB, P-12, G-IA, G-IB, G-IC)

G=W(P=6) = NOR(G=00, G=01, G=02, G=03, G=04, G=05, G=06, G=07)

G=Y(P=5) = INV(G=W)

s END CHIP s

TYPE:

54_LS_153

FAMILY:

TTL

POWER:

VCC = P-16, GND = P-8

DESCRIPTION:

DUAL 1 OF 4 DATA SELECTORS/MULTIPLEXERS.

UNUSED PINS:

NONE

FUNCTIONS:

G-SHARA = INV(P-1)
G-IAB = NUT(P-14)
G-IA = INV(G-IAB)
G-IBB = NUT(P-2)
G-IB = INV(G-IBB)

G-01A = AND(G-SBARA, P-6, G-IAB, G-IBB) G-02A = AND(G-SBARA, P-5, G-IA, G-IBB) G-03A = AND(G-SBARA, P-4, G-IAB, G-IB) G-04A = AND(G-SBARA, P-3, G-IA, G-IB) G-R1(P-7) = OR(G-U1A, G-02A, G-03A, G-04A)

G-SBARB = INV(P=15)
G-O1B = AND(G-SBARB, P=10, G-IAB, G-IBB)
G-O2B = AND(G-SBARB, P=11, G-IA, G-IBB)
G-O3B = AND(G-SBARB, P=12, G-IAB, G-IB)
G-O4B = AND(G-SBARB, P=13, G-IA, G-IB)
G-R2(P=9) = OK(G-O1B, G-O2B, G-O3B, G-O4B)

s END CHIP s

TABLE 16

TYPE: 54_LS_158

FAMILY: TTL

POWER: VCC = P-16, GND = P-8

DESCRIPTION: QUAD 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS.

UNUSED PINS: NONE

FUNCTIONS:

G-SB = NOT(P-1)

G=SY = AND(INV(G=SB), INV(P=15)G=SX = AND(INV(P=1), INV(P=15))

G-A1 = AND(P-2, G-5X) G-B1 = AND(P-3, G-5Y) G-O1(P-4) = NOR(G-A1, G-B1)

G=A2 = AND(P=5, G=5X) G=B2 = AND(P=6, G=SY) G=O2(P=7) = NOR(G=A2, G=B2)

G-A3 = AND(P-11, G-SX) G-B3 = AND(P-10, G-SY) G-O3(P-9) = NOR(G-A3, G-B3)

G-A4 = AND(P-14, G-SX) G-B4 = AND(P-13, G-SY) G-04(P-12) = NOR(G-A4, G-B4)

s END CHIP \$

TABLE 17

```
s CHIP DEFINITION S
TYPE:
                54_LS_169
                TIL
FAMILY:
                VCC = P=16, GND = P=8
POWER:
                SYNCHRONOUS 4-BIT UP/DOWN COUNTER.
DESCRIPTION:
UNUSED PINS:
               NONE
FUNCTIONS:
        G-CK = NOT(P-2)
        G-UDI = NOT(P-1)
        G=LB = INV(P=9)
        G=L = NOT(G=LB)
        G=EP = INV(P=7)
        G-ET = INV(P-10)
        G-COUNT = AND(P-9, G-EP, G-ET)
        G=QA1 = AND(G=UDI, FF=A)
        G=QA2 = AND(INV(G=UDI), FF=A^*)
        G=C1 = NOR(G=QA1, G=QA2)
        G=QB1 = AND(G=UDI, FF=B)
        G=QB2 = AND(INV(G=UDI), FF=B^*)
        G=C2 = NOR(G=QB1, G=QB2)
        G-QC1 = AND(G-UDI, FF-C)
        G=QC2 = AND(INV(G=UDI), FF=C^*)
        G-C3 = NOR(G-QC1, G-QC2)
        G=QD1 = AND(G=UDI, FF=DX)
        G=QD2 = AND(INV(G=UDI), FF=DX')
        G=C4 = NOR(G=QD1, G=QD2)
        G-A = NOT(G-COUNT)
        G-AB = AND(G-COUNT, FF-A')
        G-AA = AND(FF-A, G-A, G-L)
        G=IA = AND(G=LB, P=3)
        G=D1 = OR(G=AA, G=AB, G=IA)
        G=B = NAND(G=COUNT, G=C1)
        G-BB = AND(G-COUNT, FF-B', G-C1)
        G=BA = AND(FF=B, G=B, G=L)
        G=IB = AND(G=LB, P=4)
        G=D2 = OR(G=BA, G=BB, G=IB)
        G=C = NAND(G=COUNT, G=C1, G=C2)
        G=CB = AND(G=COUNT, FF=C^{\circ}G=C1, G=C2)
        G-CA = AND(FF-C, G-C, G-L)
        G-IC = AND(G-LB, P-5)
        G=D3 = OR(G=CA, G=CB, G=IC)
        G=DX = NAND(G=COUNT, G=C1, G=C2, G=C3)
        G-DB = AND(G-COUNT, FF-DX', G-C1, G-C2, G-C3)
        G-DA = AND(FF-DX, G-DX, G-L)
        G=ID = AND(G=LB, P=6)
```

G=D4 = QR(G=DA, G=DB, G=ID) G=CQ(P=15) = NAND(INV(P=10), G=C1, G=C2, G=C3, G=C4)

FF-A(P-14) = D(CLK_UP=G-CK,

DATA=G-D1)

FF-B(P-13) = D(CLK_UP=G-CK,

DATA=G-D2)

FF-C(P-12) = D(CLK_UP=G-CK,

DATA=G-D3)

FF-DX(P-11) = D(CLK_UP=G-CK,

DATA=G-D4)

S END CHIP S

TYPE:

54_LS_175

FAMILY:

TIL

POWER:

VCC = P-16, GND = P-8

DESCRIPTION:

QUAD D-TYPE FLIP-FLOPS

UNUSED PINS:

FUNCTIONS:

G-CLK=NOT(P-9)

G-CLR=NOT(INV(P-1))

FF-Q1(P-2,P-3) = D(CLEAR=INV(G-CLR),

NONE

DATA=P-4,

CLK_UP=INV(G-CLK))

FF-Q2(P-7,P-6) = D(CLEAR=INV(G-CLR),

DATA=P-5,

CLK_UP=INV(G-CLK))

FF-Q3(P-10,P-11) = D(CLEAR=INV(G-CLR),

DATA=P-12,

CLK_UP=INV(G-CLK))

FF=Q4(P=15,P=14) = DX(CLEAR=INV(G=CLR),

DATA=P-13,

CLK_UP=INV(G-CLK))

s END CHIP \$

TYPE:

54_LS_245

TTL FAMILY: GND P=10 VCC = P-20,POWER: DCTAL BUS TRANSCEIVERS DESCRIPTION: wITH 3-STATE OUTPUTS. NONE UNUSED PINS: FUNCTIONS: G=B = AND(INV(P=1), INV(P=19)DIS_LOW(G=B) G-OUTA1(P-2) = AND(G-OUTB1);DIS_LOw(G=6) G-OUTA2(P-3) = AND(G-OUTB2);DIS_LOW(G=B) G=GUTA3(P=4) = AND(G=GUTB3);G=OUTA4(P=5) = AND(G=OUTB4);DIS_LOW(G=B) G=OUTA5(P=6) = AND(G=OUTB5);DIS_LOW(G-B) DIS_LOW(G-B) G=OUTA6(P=7) = AND(G=OUTB6);

G-A = AND(P-1, INV(-19))

G=OUTA7(P=8) = AND(G=OUTB7);

G=OUTA8(P=9) = AND(G=OUTA8);

G=OUTB1(P=18) = AND(G=OUTA1);DIS_LOW(G=A) G=OUTB2(P=17) = AND(G=OUTA2);DIS_LOW(G-A) DIS_LOW(G-A) G=OUTB3(P=16) = AND(G=OUTA3);DIS_LOW(G-A) G=GUTB4(P=15) = AND(G=OUTA4);G=OUTB5(P=14) = AND(G=OUTA5);DIS_LOW(G-A) DIS_LOW(G=A) G=OUTB6(P=18) = AND(G=OUTA6);G=OUTB7(P=12) = AND(G=OUTA7);DIS_LOW(G-A) DIS_LOW(G-A) G=OUTB8(P=11) = AND(G=OUTA8);

s END CHIP \$

DIS_LOW(G=8)
DIS_LOW(G=8)

```
54_LS_253
TYPE:
                TTL
FAMILY:
                VCC = P-16, GND =
POWER:
DESCRIPTION:
                DUAL 4-LINE-TO-1-LINE DATA
                 SELECTORS/MULTIPLEXERS
                 WITH 3-STATE OUTPUTS.
UNUSED PINS:
                NONE
FUNCTIONS:
G=SBAR1 = INV(P=1)
G-IAB = NUT(P-14)
G=IA = INV(G=IAB)
G-IBB = NOT(P-2)
G=IB = INV(G=IBB)
G=01A = AND(G=SBAR1, P=6, G=IAB, G=IBB)
G=02A = AND(G=SBAR1, P=5, G=IA, G=IBB)
G-O3A = AND(G-SBAR1, P-4, G-IAB, G-IB)
G=04A = AND(G=SBAR1, P=3, G=IA, G=IB)
GTS=1Y(P=7) = OR(G=01A, G=02A, G=03A, G=04A); OIS_LOW(G=SHAR1)
G=SBAR2 = INV(P=15)
G=01B = AND(G=SBAR2, P=10, G=IAB, G=IBB)
G=02B = AND(G=SBAR2, P=11, G=IA, G=IBB)
G=03B = AND(G=SBAR2, P=12, G=IAB, G=IB)
```

 $GIS=2Y(P=9) = OR(G=01B, G=02B, G=03B, G=04B); DIS_LOW(G=SBAR2)$

s END CHIP s

G=04B = AND(G=SBAR2, P=14, G=1A, G=1B)

TYPE: 54_LS_273

FAMILY: TTL

POWER: VCC = P-20, G-ND = P-10

DESCRIPTION: OCTAL D-TYPE FLIP-FLOPS.

UNUSED PINS: NONE

FUNCTIONS:

G-CLB = NOT(P-11) G-CLR = NOT(INV(P-1))

FF-D1(P-2) = D(CLEAR=INV(G-CLR), DATA=P-3, CLK_UP=INV(G-CLB))

FF-D2(P+5) = D(CLEAR=INV(G-CLR), DATA=P-4, CLK_UP=INV(G-CLB))

FF-D3(P-6) = D(CLEAR=INV(G-CLR), DATA=P-7, CLK_UP=INV(G-CLB))

FF-D4(P-9) = D(CLEAR=INV(G-CLR), DATA=P-8, CLK_UP=INV(G-CLB))

FF-D5(P-12) = D(CLEAR=INV(G-CLR, DATA=P-13, CLK_UP=INV(G-CLB))

FF-D6(P-15) = D(CLEAR=INV(G-CLR, DATA=P-14, CLK_UP=INV(G-CLB))

FF-D7(P-16) = D(CLEAR=INV(G-CLR, DATA=P-17, CLK_UP=INV(G-CLB))

FF-D8(P-19) = D(CLEAR=INV(G-CLR, DATA=P-18, CLK_UP=INV(G-CLB))

s END CHIP \$

TYPE: 54_S_288

FAMILY TTL

POWER: VCC = P-16, GND = P-8

DESCRIPTION: 32 WURDS BY 8 BIT PROM WITH 3-STATE OUTPUTS.

UNUSED PINS: NONE

FUNCTIONS:

ROMTS-D1(P-1) = ADDRESS(P-10, P-11, P-12, P-13, P-14); DIS_HIGH(P-15)

ROMTS=D2(P=2) = ADDRESS(P=10, P=11, P=12, P=13, P=14); $DIS_HIGH(P=15)$

ROMTS-D3(P-3) = ADDRESS(P-10, P-11, P-12, P-13, P-14); DIS_HIGH(P-15)

ROMTS=D4(P-4) = ADDRESS(P-10, P-11, P-12, P-13, P-14); UIS_HIGH(P-15)

ROMTS=D5(P=5) = ADDRESS(P=10, P=11, P=12, P=13, P=14); DIS_HIGH(P=15)

ROMTS=D6(P=6) = ADDRESS(P=10, P=11, P=12, P=13, P=14); DIS_HIGH(P=15)

ROMTS-D7(P-7) = ADDRESS(P-10, P-11, P-12, P-13, P-14); DIS_HIGH(P-15)

ROMTS=D8(P=9) = ADDRESS(P=10, P=11, P=12, P=13, P=14); DIS_HIGH(P=15)

S END CHIP S

TYPE: 54_LS_352

FAMILY: TIL

POWER: VCC = P-16, GND = P-8

DESCRIPTION: DUAL 4-LINE-TO-1-LINE DATA

SELECTURS/MULTIPLEXERS.

UNUSED PINS: NONE

FUNCTIONS:

G-SBAR1 = INV(P-1) G-IAB = NOT(P-14) G-IA = INV(G-IAB)

G=IBB = NOT(P=2)

G=IB = INV(G=IBB)

G=01A = AND(G=SBAR1, P=6, G=1AB, G=1BB)

G-O2A = AND(G-SBAR1, P-5, G-IA, G-IBB)

G=03A = AND(G=SBAR1, P=4, G=IAB, G=IB)

G=04A = AND(G=SBAR1, P=3, G=IA, G=IB)

G=OUT1(P=7) = NOR(G=O1A, G=O2A, G=O3A, G=O4A)

G=SBAR2 = INV(P=15)

G=01B = AND(G=SBAR2, P=10, G=IAB, G=IBB)

G=02B = AND(G=SBAR2, P=11, G=IA, G=IBB)

G=03B = AND(G=SBAR2, P=12, G=IAB, G=IB)

G=04B = AND(G=SBAR2, P=13, G=1A, G=1B)

G=OUT2(P=9) = NOR(G=O1B, G=O2B, G=O3B, G=O4B)

S END CHIP S

TABLE 24

TYPE: 54_LS_367

FAMILY: TTL

POWER: VCC = P-16, GND = P-8

DESCRIPTION: HEA BUS DRIVERS WITH 3-STATE OUTPUTS.

UNUSED PINS: NONE

FUNCTIONS:

G=A1 = AND(INV(P=15))

G=A2 = AND(INV(P=1))

GTS=O1(P=3) = AND(P=2); $DIS_HIGH(G=A2)$

GTS=02(P=5) = AND(P=4); DIS_HIGH(G=A2)

 $GTS=O3(P=7) = AND(P=6); DIS_HIGH(G=A2)$

 $GTS=O4(P=9) = AND(P=10); DIS_HIGH(G=A2)$

 $GTS=05(P=11) = AND(P=12); DIS_HIGH(G=A1)$

GTS=06(P=13) = AND(P=14); DIS_HIGH(G=A1)

s END CHIP S

```
s CHIP DEFINITION S
```

TYPE:

54_LS_374

FAMILY:

TTL

POWER:

VCC = P-20, GND = P-10

DESCRIPTION:

OCTAL D-TYPE TRANSPARENT, LATCHES, AND EDGE-TRIGGERED

FLIP-FLOPS WITH 3-STATE OUTPUTS.

UNUSED PINS:

NONE

FUNCTIONS:

G=OCB = INV(P=1)G=CLB = NOT(P=11)

FF-Q1 = D(DATA=P-3, CLK_UP=G-CLB) G-Q1(P-2) = AND(INV(FF-Q1')); DIS_LUW(G-OCB)

FF-Q2 = D(DATA=P-4, CLK_UP=G-CLB) G-Q2(P-5) = AND(INV(FF-Q2'));DIS_LOW(G-QCB)

FF-Q3 = D(DATA=P-7, CLK_UP=G-CLB) G-Q3(P-6) = AND(INV(FF-Q3'));DIS_LOW(G-OCB)

FF-Q4 = D(DATA=P-8, CLK_UP=G-CLB) G-Q4(P-9) = AND(INV(FF-Q4°));DIS_LOW(G-QCB)

FF-Q5 = D(DATA=P-13, CLK_UP=G-CLB) G-Q5(P-12) = AND(INV(FF-Q5"));DIS_LUW(G-OCB)

FF-Q6 = D(DATA=P-14, CLK_UP=G-CLB) G-Q6(P-15) = AND(INV(FF-Q6*));DIS_LUW(G-QCB)

FF-Q7 = D(DATA=P-17, CLK_UP=G-CLB) G-Q7(P-16) = AND(INV(FF-Q7°));DIS_LOW(G-OCB)

FF-Q8 = D(DATA=P-18, CLK_UP=G-CLB) G-Q8(P-19) = AND(INV(FF-Q8*));DIS_LO(G-QCB)

s END CHIP s

TYPE:

25_LS_377

FAMILY:

TTL

POWER:

VCC = P-20, GND = P-10

DESCRIPTION:

OCTAL D-TYPE FLIP-FLOPS.

UNUSED PINS:

NONE

FUNCTIONS:

G=CLB = NOT(P=11)G=B = INV(P=1)

FF-ENBL = D(DATA=INV(G-B), CLK_UP=G-CLB, CLEAR=INV(G-CLB))

FF-Q1(P-2) = D(DATA=P-3, CLK_UP=FF-ENBL)

FF-Q2(P-5) = D(DATA=P-4, CLK_UP=FF-ENBL)

FF-Q3(P-6) = D(DATA=P-7, CLK_UP=FF-ENSL)

FF-Q4(P-9) = D(DATA=P-8, CLK_UP=FF-ENBL)

FF=Q5(P=12) = D(DATA=P=13, CLK_UP=FF=ENBL)

FF=Q6(P=15) = D(DATA=P=14, CLK_UP=FF-ENBL)

FF-Q7(P-16) = D(DATA=P-17, CLK_UP=FF-ENBL)

FF-Q8(P-19) = D(DATA=P-18, CLK_UP=FF-ENBL)

s END CHIP \$

TABLE 27

TYPE: 54_S_472

FAMILY: TTL

POWER: VCC = P-20, GND = P-10

DESCRIPTION: 512 WORDS BY 8 BIT PROM WITH 3-STATE OUTPUTS.

UNUSED PINS: NONE

FUNCTIONS:

ROMTS-D1(P-6) = ADDRESS(P-1, P-2, P-3, P-4, P-5, P-16, P-17, P-18, P-19); DIS_HIGH(P-15)

ROMTS=D2(P=7) = ADDRESS(P=1, P=2, P=3, P=4, P=5, P=16, P=17, P=18, P=19); DIS_HIGH(P=15)

ROMTS=D3(P=8) = ADDRESS(P=1, P=2, P=3, P=4, P=5, P=16, P=17, P=18, P=19); DIS_HIGH(P=15)

ROMTS=D4(P=9) = ADDRESS(P=1, P=2, P=3, P=4, P=5, P=16, P=17, P=18, P=19); DIS_HIGH(P=15)

ROMTS=D5(P=11) = ADDRESS(P=1, P=2, P=3, P=4, P=5, P=16, P=17, P=18, P=19); DIS_HIGH(P=15)

ROMTS-D6(P-12) = ADDRESS(P-1, P-2, P-3, P-4, P-5, P-16, P-17, P-18, P-19); DIS_HIGH(P-15)

ROMTS-D7(P-13) = ADDRESS(P-1, P-2, P-3, P-4, P-5, P-16, P-17, P-18, P-19); DIS_HIGH(P-15)

ROMTS=D8(P=14) = ADDRESS(P=1, P=2, P=3, P=4, P=5, P=16, P=17, P=18, P=19); DIS_HIGH(P=15)

s END CHIP \$

TYPE:

54_LS_472

FAMILY:

TTL

POWER:

VCC = P-20, GND = P-10

DESCRIPTION:

512 WORDS BY 8 BIT PROM

WITH 3-STATE OUTPUTS.

UNUSED PINS:

NONE

FUNCTIONS:

ROMTS=D1(P=6) = ADDRESS(P=1, P=2, P=3, P=4, P=5, P=16, P=17, P=18, P=19); DIS_HIGH(P=15)

ROMTS-D2(P-7) = ADDRESS(P-1, P-2, P-3, P-4, P-5, P-16, P-17, P-18, P-19); DIS_HIGH(P-15)

ROMTS=D3(P=8) = ADDRESS(P=1, P=2, P=3, P=4, P=5, P=16, P=17, P=18, P=19); DIS_HIGH(P=15)

ROMTS=D4(P=9) = ADDRESS(P=1, P=2, P=3, P=4, P=5, P=16, P=17, P=18, P=19); DIS_HIGH(P=15)

ROMTS-D5(P-11) = ADDRESS(P-1, P-2, P-3, P-4, P-5, P-16, P-17, P-18, P-19); DIS_HIGH(P-15)

ROMTS=D6(P=12) = ADDRESS(P=1, P=2, P=3, P=4, P=5, P=16, P=17, P=18, P=19); DIS_HIGH(P=15)

ROMTS=D7(P=13) = ADDRESS(P=1, P=2, P=3, P=4, P=5, P=16, P=17, P=18, P=19); DIS_HIGH(P=15)

ROMTS-D8(P-14) = ADDRESS(P-1, P-2, P-3, P-4, P-5, P-16, P-17, P-18, P-19); DIS_HIGH(P-15)

s END CHIP \$

TYPE:

9407

FAMILY:

TTL

POWER:

VCC = P-24, GND = P+12

DESCRIPTION:

MEMORY ADDRESS PRUCESSOR.

UNUSED PINS:

NONE

FUNCTIONS:

```
G=OCN = INV(P=6)
G=12B = NOT(P=4)
G=SELA = NOT(G=12B)
G-SELB = INV(G-SELA)
G=G1A = AND(FF=AO, G=SELA)
G=G1B =
        AND(FF-BO, G-SELB)
GTS=Y1(P=8) = OR(G=G1A, G=G1B);DIS\_LOW(G=OCN)
G=G2A = AND(FF=A1, G=SELA)
G-G2B = AND(FF-B1, G-SELB)
GTS=Y2(P=9) = OR(G=G2A, G=G2B); DIS_LOW(G=OCN)
G=G3A = AND(FF=A2, G=SELA)
      = AND(FF-B2, G-SELB)
G-G3B
GTS-Y3(P-10) = OR(G-G3A, G-G3B);DIS_LOW(G-OCN)
G=G4A = AND(FF=A3, G=SELA)
G=G4B = AND(FF=B3, G=SELB)
GTS=Y4(P=11) = OR(G=G4A, G=G4B);DIS=LOW(G=UCN)
```

```
G=A = NAND(P=5, G=12B)
G=B = NAND(G=A, P=3)
G=C = NOT(G=B)
G=CLOCK = OR(P=7, P=1)
G=TSEL = OR(G=CLOCK, G=C)
G=PSEL = OR(G=CLOCK, G=B)
```

```
G=I2B' = NOT(G=I2B)
G-SY = AND(INV(G=I2B^{\circ}), INV(P-5))
G=SX = AND(INV(G=I2B), INV(P=5))
G=AO = AND(FF=AO, G=SX)
         AND(FF-BO, G-SY)
G-80 =
        NOR(G-A1, G-B1)
G-Y0 =
G-A1 =
        AND(FF-A1, G-SX)
G=B1 = AND(FF=B1, G=SY)
    =
        NOR(G-A2, G-B2) ·
G-Y1
G-A2 =
        AND(FF=A2, G=SX)
G=B2 = AND(FF=B2, G=SY)
G=Y4 = NOR(G=A3, G=B3)
G-A3 =
         AND(FF=A3, G=SX)
         AND(FF-B3, G-SY)
G-83 =
         NOR(G-A4, G-B4)
G=Y3
G = G0 =
         NOR(P=21, G=Y0)
         NAND(P-21, G-Y0)
G=80 =
         NOR(P+19, G-Y1)
G=G1 =
```

TABLE 30

```
G-P1
         NAND(P=19, G-Y1)
     G=G2 =
         NOR(P-17, G-Y2)
G=P2 =
         NAND(P=17, G=Y2)
G=G3 =
         NOR(P-15, G-Y3)
G-P3 =
         NAND(P=15, G=Y3)
G-CI
     =
         NOT (P-23)
G=C1
      =
         NOT(G-CI)
         AND(INV(G=GO), G=PO)
G=C2 =
G-S0 =
         XDR(G=C1, G=C2)
         AND (G-GO)
G=D2 =
         AND(G-PO, G-CI)
G-D1
     E
G=D4 = NOR(G=D1, G=D2)
G-D3 =
         AND(INV(G=G1), G=P1)
G-S1
         XOR(G=D3, G=D4)
     =
G=E3
     =
         AND (G-G1)
G-E2 =
         AND(G=GO, G=P1)
G-E1 =
         AND(G=P1, G=P0, G=CI)
         NOR(G=E1, G=E2, G=E3)
G-E5 =
G=E4 =
         AND(INV(G=G2), G=P2)
G=S2 = XOR(G=E4, G=E5)
G=F4=
         AND(G=G2)
G=F3=
         AND(G=G1, G=P2)
G=F2=
         AND(G-P2, G-P1, G-G0)
G=F1 = AND(P=P2, P=P1, P=P0, P=C1)
G=F6=
         NOR(G=F1, G=F2, G=F3, G=F4)
G-F5 =
         AND(INV(G=G3), G=P3)
G=53 =
         XOR(G-F5, G-F6)
G=H5 =
         INV(G=G3)
G=H4=
         NAND(G=G2, G=P3)
         NAND(G-P3, G-P2, G-G1)
G=H3=
         NAND(G-P3, G-P2, G-P1, G-G0)
G-H2
      =
     = NAND(G-P3, G-P2, G-P1, G-P0, G-CI)
G-H1
G-CO'(P=13) = AND(G-H1, G-H2, G-H3, G-H4, G-H5)
G-CLB = AND(G-PSEL)
                 D(DATA = G-SO,
FF-A0
                   CLK_DOWN = G-PCLB
                 D(DATA = G=S1,
FF-A1
                   CLK_{\bullet}DOWN = G-PCLB)
FF-A2
                 D(DATA = G-S2,
                   CLK_DOWN = G-PCLB)
FF-A3
                 D(DATA = G-S3,
         프
                   CLK_DOWN = G-PCLB)
G=TCLB = AND(G=TSEL)
                 D(DATA = G-SO,
FF-B0
                   CLK_DOWN = G-TCLB
FF-B1
                 D(DATA = G-S1,
                   CLK_DOWN = G-TCLB)
                 D(DATA = G=S2,
FF-82
         =
                   CLK_DOWN = G-TCLB
                 D(DATA = G-S3,
FF-B3
         =
                   CLK_DOWN = G-TCLB)
G-OCLB = AND(CLUCK)
FF=00(;P=20) = D(DATA = G=S0,
                CLK_DOWN = G-OCLB)
FF=01(;P=18) = D(DATA = G=S1,
         TABLE 30 (CONT'D)
```

s END CHIP S

```
TYPE:
                AM_2901_A
FAMILY:
                TIL
                VCC = P-10
                               GND
                                    = P - 30
POWER:
                BIPULAR MICKOCONTROLER.
DESCRIPTION:
UNUSED PINS:
                NONE
FUNCTIONS:
        G-CLB = NUT(P-15)
        G-CLBB = NDT(G-CLB)
        G=IAB1 = NOT(P=4)
        G=IA1 = INV(G=IAB1)
        G=IBB1 = NOT(P=3)
        G-IB1 = INV(G-IBB1)
        G-ICB1 = NOT(P-2)
        G=IC1 = INV(G=ICB1)
        G=IDB1 = NOT(P=1)
        G=IDD1 = INV(G=IDB1)
                   = AND(G=IAB1, G=IBB1, G=ICB1, G=IDB1)
        G-AMULTO
                   = AND(G=1A1, G=1BB1, G=1CB1, G=1DB1).
        G-AMULT1
        G-AMULT2
                   = AND(G-1A81, G-1B1, G-1CB1, G-1DB1)
        G-AMULT3
                   = AND(G-IA1, G-IB1 G-ICB1, G-IDB1)
                   = AND(G-IAB1, G-IBB1, G-IC1, G-IDB1)
        G-AMULT4
                   = AND(G-IA1, G-IBB1, G-IC1, G-IDB1)
        G-AMULTS
                   = AND(G-IAB1, G-IB1, G-IC1, G-ID81)
        G-AMULT6
        G-AMULT7 = AND(G-IA1, G-IB1, G-IC1, G-IDB1)
        G=AMULT8 = AND(G=IAB1, G=IBB1, G=ICB1, G=IDD1)
                  = AND(G-IA1, G-IBB1, G-ICB1, G-IDD1)
        G-AMULT9
        G=AMULT10 = AND(G=1AH1, G=1B1, G=1CB1, G=1DD1)
        G=AMULT11 = AND(G=IA1, G=IB1, G=ICB1, G=IDD1)
        G=AMULT12 = AND(G=IAB1, G=IBB1, G=IC1, G=IDD1)
                  = AND(G-IA1, G-IBB1, G-IC1, G-IDD1)
        G-AMULT13
        G-AMULT14
                  = AND(G-IAB1, G-IB1, G-IC1, G-IDD1)
                  = AND(G=IA1, G=IB1, G=IC1, G=IDD1)
        G-AMULT15
        G=IAB2 = NOT(P=17)
        G=IA2 = INV(G=IAB2)
        G=IBB2 = NOT(P=18)
        G=IB2 = INV(G=IBB2)
        G-ICB2 = NOT(P-19)
        G=IC2 = INV(G=ICB2)
        G=IDB2 = NOT(P=20)
        G-IDD2 = INV(G-IDB2)
        G-BMULTO
                  = AND(G=IAB2, G=IBB2, G=ICB2, G=IDB2)
                    = AND(G-IA2, G-IBB2, G-ICB2, G-IDB2)
        G-BMULT1
        G-BMULT2
                    = AND(G-IAB2, G-IB2, G-ICB2, G-IDB2)
```

= AND(G-IA2, G-IB2, G-ICB2, G-IDB2)

= AND(G-IAB2, G-IBB2, G-IC2, G-IDB2)

TABLE 31

G-BMULT3

G-BMULT4

```
= AND(G-IA2, G-IBB2, G-IC2, G-IDB2)
G-BMULT5
            = AND(G=IAH2, G=IB2, G=IC2, G=IDB2)
G-BMULT6
            = AND(G-IA2, G-IB2, G-IC2, G-IDB2)
G-BMULT7
G-BMULT8
            = AND(G-IAB2, G-IBB2, G-ICB2, G-IDD2)
            = AND(G-IA2, G-IB82, G-IC82, G-IDU2)
G-BMULT9
            = AND(G=IAB2, G=IB2, G=ICB2, G=IDD2)
G-BMULT10
            = AND(G-IA2, G-1B2, G-ICB2, G-IDD2)
G-BMULT11
            = AND(G-IAB2, G-IBB2, G-IC2, G-IDD2)
G-BMULT12
            = AND(G-IA2, G-IB82, G-IC2, G-IDD2)
G-BMULT13
            = AND(G-IAB2, G-Ib2, G-IC2, G-IDD2)
G-BMULT14
            = AND(G-IA2, G-1B2, G-IC2, G-IDD2)
G-BMULT15
```

```
G=AOO = AND(FF=RMOO); DIS_HIGH(G=AMULTO)
G-AOO = AND(FF-RMOI); DIS_HIGH(G-AMULTI)
G-AUO = AND(FF-RMU2); DIS_HIGH(G-AMULT2)
G=AOO = AND(FF=RMO3); DIS_HIGH(G=AMULT3)
G=AOO = AnD(FF=RMO4); DIS_HIGH(G=AMUL14)
G=AOO = AND(FF=RMO5); DIS_HIGH(G=AMULT5)
G=AOO = AND(FF=RMO6); DIS_HIGH(G=AMOLT6)
G-AOO = AND(FF-RMO7); DIS_HIGH(G-AMULT7)
G=AOO = AND(FF=RMOB); DIS_HIGH(G=AMULT8)
.G-AOO = AND(FF-RMU9); DIS_HIGH(G-AMULT9)
G=ADO = AND(FF=RMO10); DIS_HIGH(G=AMULT10)
G-AOO = AND(FF-RMO11); DIS_HIGH(G-AMULT11)
G=AUO = AND(FF=RMO12); DIS_HIGH(G=AMULT12)
G-AOO = AND(FF-RMO13); DIS_HIGH(G-AMULT13)
G=AOO = AND(FF=RMO14); DIS_HIGH(G=AMULT14)
G-AOO = AND(FF-RMU15); DIS_HIGH(G-AMULT15)
G=AO1 = AND(FF=RMO16); DIS_HIGH(G=AMULTO)
G-AO1 = AND(FF-RMO17); DIS_HIGH(G-AMULT1)
G-AO1 = AND(FF-RM018); DIS_HIGH(G-AMULT2)
G-AU1 = AND(FF-RM019); DIS_HIGH(G-AMULT3)
G=AO1 = AND(FF=RMO20); DIS_HIGH(G=AMULT4)
G-AU1 = AND(FF-RMO21); DIS_HIGH(G-AMULT5)
G-AO1 = AND(FF-RMO22); DIS_HIGH(G-AMULT6)
G-AO1 = AND(FF-RMO23); DIS_HIGH(G-AMULT7)
G-AO1 = AND(FF-RMO24); DIS_HIGH(G-AMULT8)
G=AO1 = AND(FF=RMO25); DIS_HIGH(G=AMULT9)
G=AO1 = AND(FF=RMO26); DIS_HIGH(G=AMULT10)
G-AO1 = AND(FF-RMO27); DIS_HIGH(G-AMULT11)
G=AO1 = AND(FF=RMO28); DIS_HIGH(G=AMULT12)
G-AO1 = AND(FF-RMU29); DIS_HIGH(G-AMULT13)
G=AO1 = AND(FF=RMO30); DIS_HIGH(G=AMULT14)
G-AO1 = AND(FF-RMO31); DIS_HIGH(G-AMULT15)
G-AO2 = AND(FF-RMO32); DIS_HIGH(G-AMULTO)
G-AO2 = AND(FF-RMO33); DIS_HIGH(G-AMULT1)
G=AO2 = AND(FF=RMO34); DIS_HIGH(G=AMULT2)
G=AO2 = AND(FF=RMO35); DIS_HIGH(G=AMULT3)
G-AO2 = AND(FF-RMO36); DIS_HIGH(G-AMULT4)
G-AO2 = AND(FF-RMO37); DIS_HIGH(G-AMULT5)
G=AO2 = AND(FF=RMO38); DIS_HIGH(G=AMULT6)
G-AU2 = AND(FF-RM039); DIS_HIGH(G-AMULT7)
G-ADZ = AND(FF-RMU40); DIS_HIGH(G-AMULT8)
G=AU2 = AND(FF=RMO41); DIS=HIGH(G=AMULT9) -
G=AO2 = AND(FF=RMO42); DIS_HIGH(G=AMULT10)
G-AG2 = AND(FF-RMO43); DIS_HIGH(G-AMULT11)
G-AUZ = AND(FF-KM044); DIS_HIGH(G-AMULT12)
G=AU2 = AND(FF=KMU45); DIS=HIGH(G=AMULT13)
G-AO2 = AND(FF-RMG46); DIS_HIGH(G-AMULT14)
```

```
G-AO2 = AND(FF-RMO47); DIS_HIGH(G-AMULT15)
G-AU3 = AND(FF-RMU48); DIS_HIGH(G-AMULTO)
G=AO3 = AND(FF=RMO49); OIS_HIGH(G=AMULT1)
G-AG3 = AND(FF-RMO50); DIS_HIGH(G-AMULT2)
G=AO3 = AND(FF=RMO51); DIS_HIGH(G=AMULT3)
G-AU3 = AND(FF-RM052); DIS_HIGH(G-AMULT4)
G-AU3 = AND(FF-RMO53); DIS_HIGH(G-AMULT5)
G-AO3 = AND(FF-RMO54); DIS_HIGH(G-AMULT6)
G-A03 = AND(FF-RM055); DIS_HIGH(G-AMULT7)
G-AO3 = AND(FF-RMO56); UIS_HIGH(G-AMULT8)
G=AO3 = AND(FF=RMO57); DIS_HIGH(G=AMULT9)
G=AO3 = AND(FF=RMO58); DIS_HIGH(G=AMULT10)
G-A03 = AND(FF-RM059); DIS_HIGH(G-AMULT11)
G-AO3 = AND(FF-RMO60); DIS_HIGH(G-AMULT12)
G-AO3 = AND(FF-RMO61); DIS_HIGH(G-AMULT13)
G=AO3 = AND(FF=RMO62); DIS_HIGH(G=AMULT14)
G-AO3 = AND(FF-RMO63); DIS_HIGH(G-AMULT15)
G-BOO = AND(FF-RMOO); DIS_HIGH(G-BMULTO)
G-BOO = AND(FF-RMO1); DIS_HIGH(G-BMULT1)
G-BOO = AND(FF-RMUZ); DIS_HIGH(G-BMULT2)
G-BOO = AND(FF-RMO3); DIS_HIGH(G-BMULT3)
G=BGO = AND(FF=RMO4); DIS_HIGH(G=BMULT4)
G-BOO = AND(FF-RMO5); DIS_HIGH(G-BMULT5)
G=BOO = AND(FF=RMO6); DIS_HIGH(G=BMULT6)
G=BOO = AND(FF=RMO7); DIS_HIGH(G=BMULT7)
G-BOO = AND(FF-RMOB); DIS_HIGH(G-BMULT8)
G-BOO = AND(FF-RMO9); DIS_HIGH(G-BMULT9)
G-BOO = AND(FF-RMO10); DIS_HIGH(G-BMULT10)
G-BOO = AND(FF-RMO11); DIS_HIGH(G-BMULT11)
G=BOO = AND(FF=RMO12); DIS_HIGH(G=BMULT12)
G=BOO = AND(FF=RMO13); DIS_HIGH(G=BMULT13)
G-BOO = AND(FF-RMG14); DIS_HIGH(G-BMULT14)
G-BOO = AND(FF-RMU15); DIS_HIGH(G-BMULT15)
G-BO1 = AND(FF-RMC16); DIS_HIGH(G-BMULTO)
G-BO1 = AND(FF-RMO17); DIS_HIGH(G-BMULT1)
G-BU1 = AND(FF-RMO18); DIS_HIGH(G-BMULT2)
G-BO1 = AND(FF-RMO19); DIS_HIGH(G-BMULT3)
G-BO1 = AND(FF-RMO20); DIS_HIGH(G-BMULT4)
G=BO1 = AND(FF=RMO21); DIS_HIGH(G=BMULT5)
G-BO1 = AND(FF-RMO22); DIS_HIGH(G-BMULT6)
G=BO1 = AND(FF=RMO23); DIS_HIGH(G=BMULT7)
G-BO1 = AND(FF-RMO24); DIS_HIGH(G-BMULT8)
G-B01
      = AND(FF-RM025); DIS_HIGH(G-BMULT9)
G-BO1 = AND(FF-RMU26); DIS_HIGH(G-BMULT10)
G=BO1 = AND(FF=RMO27); DIS_HIGH(G=BMULT11)
G-BO1 = AND(FF-RMO28); DIS_HIGH(G-BMULT12)
G=BO1 = AND(FF=RMO29); DIS_HIGH(G=8MULT13)
G=BO1 = AND(FF=RMO3O); DIS_HIGH(G=BMULT14)
G-801
     = AND(FF-RMG31); DIS_HIGH(G-BMULT15)
G-BO2 = AND(FF-RMQ32); DIS_HIGH(G-BMULTO)
G-BU2 = AND(FF-RMO33); DIS_HIGH(G-BMULT1)
G-BO2 = AND(FF-RMO34); DIS_HIGH(G-BMULT2)
G-BU2 = AND(FF-RMO35); DIS_HIGH(G-BMULT3)
G-BO2 = AND(FF-RMO36); DIS_HIGH(G-BMULT4)
G-BO2 = AND(FF-RMO37); DIS_HIGH(G-BMULT5)
G-BO2 = AND(FF-RMO38); DIS_HIGH(G-BMULT6)
G-BO2 = AND(FF-RMO39); DIS_HIGH(G-BMULT7)
G-BU2 = AND(FF-RMO40); DIS_HIGH(G-BMULT8)
G=BO2 = AND(FF=RMO41); DIS_HIGH(G=BMULT9)
G=H02 = AND(FF=RMC42); DIS_HIGH(G=BMULT10)
```

```
G-BO2 = AND(FF-RMO44); DIS_HIGH(G-BMULT12)
G-BUZ = AND(FF-RMO45); DIS_HIGH(G-BMULT13)
G-BO2 = AND(FF-RMO46); DIS_HIGH(G-BMULT14)
G-BO2 = AND(FF-RMO47); DIS-HIGH(G-BMULT15)
G-BO3 = AND(FF-RMO48); DIS_HIGH(G-BMULTO)
G=BO3 = AND(FF=RMO49); DIS_HIGH(G=BMULT1)
G-BO3 = AND(FF-RMO50); DIS_HIGH(G-BMULT2)
G=BO3 = AND(FF=RMO51); DIS_HIGH(G=BMULT3)
G=BU3 = AND(FF=RMO52); DIS_HIGH(G=BMULT4)
G-BO3 = AND(FF-RMO53); DIS_HIGH(G-BMULT5)
G-BU3 = AND(FF-RMO54); DIS_HIGH(G-BMULT6)
G=BO3 = AND(FF=RMO55); DIS_HIGH(G=BMULT7)
G-Bu3 = AND(FF-RMO56); DIS_HIGH(G-BMULT8)
G=BO3 = AND(FF=RMO57); DIS_HIGH(G=BMULT9)
G-BO3 = AND(FF-RMO58); DIS_HIGH(G-BMULT10)
G=BO3 = AND(FF=RMO59); DIS_HIGH(G=BMULT11)
G-BO3 = AND(FF-RMO60); DIS_HIGH(G-BMULT12)
G=BO3 = AND(FF=RMO61); DIS_HIGH(G=BMULT13)
G-BO3 = AND(FF-RMO62); DIS_nIGH(G-BMULT14)
G=BO3 = AND(FF=RMO63); DIS_HIGH(G=BMULT15)
        G-LAO = AND(G-AUO, G-CLBB)
        G=LBO = AND(G=AOL, NOT(G=CLBB))
        G-AUL =
                 UR(G=LAO, G=LBO)
        G=AOB = INV(G=AOL)
        G-LA1 = AND(G-AU1, G-CLBB)
        G-LB1 = AND(G-A1L, NOT(G-CLBB))
        G-A1L = OR(G-LA1, G-LB1)
        G-A1B = INV(G-A1L)
        G-LA2 = AND(G-AU2, G-CLBB)
        G-LB2 = AND(G-A2L, NOT(G-CLBB))
                 OR(G-LA2, G-LB2)
        G-A2L =
        G=A2B = INV(G=A2L)
        G=LA3 = AND(G=AO3, G=CLBB)
        G=LB3 = AND(G=A3L, NOT(G=CLBB))
        G-A3L = UR(G-LA3, G-LB3)
        G-A3B = INV(G-A3L)
        G-LAO = AND(G-BOO, G-CLBB)
        G-LBO = AND(G-BOL, NOT(G-CLBB))
                 UR(G-LAO, G-LBO)
        G-BOL =
         G-LA1 = AND(G-BU1, G-CLBB)
         G-LB1 = AND(G-B1L, NOT(G-CLBB))
                  UR(G-LA1, G-LB1)
         G-81L =
         G-LA2 = AND(G-BO2, G-CLBB)
         G=LB2 = AND(G=B2L, NOT(G=CLBB))
                  OR(G-LA2, G-LB2)
         G-82L =
         G=LA3 = AND(G=BO3, G=CLBB)
         G=LB3 = AND(G=B3L, NOI(G=CLBB))
                  UR(G-LA3, G-LB3)
         G-83L =
         G-IOB = NOT(P-12)
         G=I1B = NOT(P=13)
         G=12B = NOT(P=14)
         G=I2BB = NOT(G=12B)
         G-ID = NAND(G-IUB, G-I1B)
         G-AROL = AND(G-126, G-I18, G-AOL)
```

G=AROR = AND(G=ID, G=I28B, P=25)

```
G=ROB = NUR(G=AROL, G=AROR)
G-ASOL = AND(G-I2BB, G-I1B, G-AOL)
G-ASOM = AND(INV(G-IOB), G-I2B, G-BOL)
G-ASON = OR(INV(G-I1B), INV(G-I2BB))
G-ASOR = AND(G-ASON, G-10B, FF-Q0)
G-SOB = NUR(G-ASOL, G-ASOM, G-ASOR)
G-AR1L = AND(G-I2B, G-I1B, G-A1L)
G=AR1R = AND(G=ID, G=12BB, P=24)
G-R1B= NOR(G-AR1L, G-AR1R)
G-AS1L = AND(G-I2BB, G-I1B, G-A1L)
G=AS1M = AND(INV(G=IOB), G=I2B, G=B1L)
G=AS1N = OR(INV(G=I1B), INV(G=I2BB))
G-ASIR = AND(G-ASIN, G-IOB, FF-QI)
G=S1B = NUR(G=AS1L, G=AS1M, G=AS1R)
G-AR2L = AND(G-I2B, G-I1B, G-A2L)
G=AR2R = AND(G=ID, G=12BB, P=23)
G=R2B = NOR(G=AR2L, G=AR2R)
G-AS2L = AND(G-12BB, G-11B, G-A2L)
G=AS2M = AND(INV(G=10B), G=12B, G=B2L)
G=AS2N = UR(INV(G=11B), INV(G=12BB))
G-AS2R = AND(G-AS2N, G-10H, FF-Q2)
G=S2B = NOR(G=AS2L, G=AS2M, G=AS2R)
G-AR3L = AND(G-12B, G-11B, G-A3L)
G=AR3R = AND(G=ID, G=I2BB, P=22)
G=R3B = NOR(G=AR3L, G=AR3R)
G-AS3L = AND(G-I2BB, G-I1B, G-A3L)
G-AS3M = AND(INV(G=10B), G=12B, G=B3L)
G=AS3N = OR(INV(G=I1B), INV(G=I2BB))
G-AS3R = AND(G-ASON, G-10B, FF-Q3)
G=S3B = NUR(G=AS3L, G=AS3M, G=AS3R)
G=CR = NOI(P=26)
G-CS = NOT(P-28)
G-FC = NOT(P-27)
G=INF = AND(G=CS, P=27)
G=ING=AND(G=FC, P=28, P=26)
G=INH = NOR(G=INF, G=ING)
G=ROB1 = XNOR(G=CR, G=ROB)
G=SOB1 = XNOR(G=CS, G=SOB)
G=PO = NAND(G=INH, G=ROB1, G=SOB1)
G=GO = NOR(G=ROB1, G=SOB1)
G=R1B1 = XNOR(G=CR, G=R1B)
G=S1B1 = XNOR(G=CS, G=S1B)
G=P1 = NAND(G=INH, G=R1B1, G=S1B1)
G=G1 = NOR(G=R1B1, G=S1B1)
G=R2B1 = XNOR(G=CR, G=R2B)
G=S2B1 = XNUR(G=CS, G=S2B)
G=P2 = NAND(G=INH, G=R2B1, G=S2B1)
G-G2 = NOR(G-R2B1, G-S2B1)
G=R3B1 = XNOR(G=CR, G=R3B)
G=S3B1 = XNOR(G=CS, G=S3B)
G=P3 = NAND(G=INH, G=R3B1, G=S3B1)
G=G3 = NOR(G=R3B1, G=S3B1)
G=CNO = AND(G=INH, P=29)
G=CARO = NDR(G=CNO)
G-CN1A = AND(G-INH, G-GU)
G-CN1B = AND(INH, G-P0, P-29)
G-CAR1 = NOR(CNIA, CNIB)
G=CN2A = AND(G=INH, G=G1)
```

```
G=CN2B = AND(G=P1, G=INH, G=G0)
G-CN2C = AND(G-INH, G-P1, G-P0, P-29)
G-CAR2 = NDR(G-CN2A, G-CN2B, G-CN2C)
G=CN3A = AND(G=INH, G=G2)
G-CN3B = AND(G-INH, G-P2, G-G1)
G=CN3C = AND(G=INH, G=P2, G=P1, G=G0)
G-CN3D = AND(G-INH, G-P2, G-P1, G-P0, P-29)
G-CAR3 = NOR(G-CN3A, G-CN3B, G-CN3C,G-CN3D)
G-GB1 = AND(G-G0, G-P1, G-P2, G-P3)
G-GB2 = AND(G-G1, G-P2, G-P3)
G=GB3 = AND(G=G2, G=P3)
G=GB4 = AND(G=G3)
G=GBAR(P=32) = NOR(G=GB1, G=GB2, G=GB3, G=GB4)
G-PB1 = NAND(P-29, G-P3, G-P2, G-P1, G-P0)
G-PBAR(P-35) = NAND(G-P3, G-P2, G-P1, G-P0)
G=CN4(P=33) = NAND(G=GBAR, G=PB1)
G=PB3 = AND(G=GBAR, G=PB1)
G=OVR(P=34) = XOR(G=PH3, G=CAR3)
G=PGO = NAND(G=PO, INV(G=GO)
G=CARA = AND(G=FC, G=CARO)
G=FO = XNOR(G=CARA, G=PGO)
G=PG1 = NAND(G=P1, INV(G=G1)
G-CARB = AND(G-FC, G-CAR1)
G=F1 = XNOR(G=CARB, G=PG1)
G-PG2 = NAND(G-P2, INV(G-G2)
G-CARC = AND(G-FC, G-CAR2)
G=F2 = XNUR(G=CARC, G=PG2)
G=PG3 = NAND(G=P3, INV(G=G3)
G=CARD = AND(G=FC, G=CAR3)
G=F3 = XNUR(G=CARD, G=PG3)
G=FUB = NOT(G=FO)
G=F1B = NOT(G=F1)
G-F2B = NGT(G-F2)
G=F3B(P=31) = NOT(G=F3)
G=FEG(P=11) = NOR(G=FOB, G=F1B, G=F2B, G=F3B)
G=16B = NUT(P=5)
G=17B = NOT(P=6)
G-NS = NGT(P-7)
G=16BB = NOT(G=16B)
G=SD = NOR(P=6, G=NS)
G=SU = NOR(G=NS, G=17B)
G-RE = NAND(G-17B, G-NS)
G=GT = AND(G=RE, G=NS)
G=QE = NOR(G=16BB, G=GT)
G=SF = NAND(G=16B, G=RE, G=NS)
G-WE = AND(G-RE, INV(G-CLBB))
GTS-QO(P-21) = NOT(FF-QO');
         DIS_LUW(G=SU)
GTS=Q3(P=16) = NOT(FF=Q3');
         DIS_LOW(G-SU)
 GTS-RAMO(P-9) = NOT(G-FOB);
         DIS_LUW(G-SD)
 GTS=RAM3(P=8) = NGT(G=F38);
         DIS_LOW(G=SU)
```

G=SFB = NOT(G=SF)

G-CE = NOT(P-40)

```
G=YOA = AND(G=SF, G=FO)
       G=YOB = AND(G=SFB, G=AOB)
       G=YO(P=36) = NOR(G=YOA, G=YOB); DIS_LOW(G=CE)
       G=Y1A = AND(G=SF, G=F1)
       G-Y1B = AND(G-SFB, G-A1B)
       G=Y1(P=37) = NOR(G=Y1A, G=Y1B); DIS_LOW(G=CE)
       G=Y2A = AND(G=SF, G=F2)
       G=Y2B = AND(G=SFB, G=A2B)
       G=Y2(P=38) = NOR(G=Y2A, G=Y2B); DIS_LOW(G=CE)
       G=Y3A = AND(G=SF, G=F3)
       G=Y3B = AND(G=SFB, G=A3B)
       G-Y3(P-39) = NOR(G-Y3A, G-Y3B); DIS_LOW(G-CE)
       G=QSUO = AND(G=SU, GTS=QO)
       G=QNSO = AND(G=NS, G=FOB)
       G=QSDO = AND(G=SD, FF=Q1)
       G=QTO = NDK(G=QSUO, G=QNSO, G=QSDO)
       G=QSU1 = AND(G=SU, FF=QO)
       G=QNS1 = AND(G=NS, G=F1B)
       G=QSD1 = AND(G=SD, FF=Q2)
       G=QT1 = NOR(G=QSU1, G=QNS1, G=QSD1)
       G=QSU2 = AND(G=SU, FF=Q1)
       G=QNS2 = AND(G=NS, G=F2B)
       G=QSD2 = AND(G=SD, FF=Q3)
       G=QT2 = NOR(G=QSU2, G=QNS2, G=QSD2)
       G=QSU3 = AND(G=SU, FF=Q2)
       G-QNS3 = AND(G-NS, G-F3B)
       G=QSD3 = AND(G=SD, GTS=Q3)
       G-QT3 = NOR(G-QSU3, G-QNS3, G-QSD3)
       G-QCLK = AND(INV(G-CLB), G-QE)
       FF-Q0 = D(DATA=G-QTO,CLK_UP=G-QCLK)
        FF-G1 = D(DATA=G-GT1,CLK_UP=G-GCLK)
        FF=Q2 = D(DATA=G-UT2,CLK_UP=G-QCLK)
        FF-Q3 = D(DATA=G-QT3,CLK_UP=G-QCLK)
        G=TSUO = AND(G=SU, GTS=RAMO)
        G=TNSO = AND(G=NS, G=FOB)
        G=TSDO = ANG(G=SD, G=F1B)
        G-TTO = NOR(G-TSUO, G-TNSO, G-TSDO)
        G=TSU1 = AND(G=SU, G=FOB)
        G-TNS1 = AND(G-NS, G-F1B)
        G-TSD1 = AND(G-SD, G-F2B)
        G-TT1 = NOR(G-TSU1, G-TNS1, G-TSD1)
        G=TSU2 = AND(G=SU, G=F1b)
        G=TNS2 = AND(G=NS, G=F2B)
        G-TSD2 = AND(G-SD, G-F3B)
        G-T'I2 = NOR(G-TSU2, G-TNS2, G-TSD2)
        G=TSU3 = AND(G=SU, G=F2a)
        G=TNS3 = AND(G=NS, G=F3B)
        G-TSD3 = AND(G-SD, GTS-RAM3)
        G=TT3 = NOR(G=TSU3, G=TNS3, G=TSD3)
G-ATE1 = AND(G-BMULTO, G-WE)
FF-RMUO = D(DATA=G-TTO,CLK_UP=G-ATE1)
```

FF-RMO16 = D(DATA=G-TT1,CLK_UP=G-ATE1) FF-RMO32 = D(DATA=G-TT2,CLK_UP=G-ATE1) FF-RMO48 = D(DATA=G-TT3,CLK_UP=G-ATE1)

G-ATE2 = AND(G-BMULT1, G-WE)

```
FF-RMO1 = D(DATA=G-TTO,CLK_UP=G-ATE2)
FF=RMG17 = D(DATA=G=TT1,CLK\_UP=G=ATE2)
FF-RMO33 = D(DATA=G-TT2,CLK_UP=G-ATE2)
FF-RMO49 = D(DATA=G-TT3, CLK_UP=G-ATE2)
G-ATE3 = AND(G-BMULT2, G-WE)
FF-RMU2 = D(DATA=G-TTO,CLK_UP=G-ATE3)
FF-RMO18 = D(DATA=G-TT1,CLK_UP=G-ATE3)
FF+RMO34 = D(DATA=G-TT2,CLK_UP=G-ATE3)
FF-RMOSO = D(DATA=G-TT3,CLK_UP=G-ATE3)
G=ATE4 = AND(G=BMULT3, G=wE)
FF-RMO3 = D(DATA=G-TTO,CLK_UP=G-ATE4)
FF-RMO19 = D(DATA=G-TT1,CLK_UP=G-ATE4)
FF=RMO35 = D(DATA=G=TT2,CLK_UP=G=ATE4)
FF=RMO51 = D(DATA=G=TT3,CLK\_UP=G=ATE4)
G-ATE5 = AND(G-BMULT4, G-we)
FF-RM04 = D(DATA=G-TT0,CLK_uP=G-ATE5)
FF-RMO20 = D(DATA=G-TT1,CLK_UP=G-ATE5)
FF-RMO36 = D(DATA=G-TT2,CLK_UP=G-ATE5)
FF-RMO52 = D(DATA=G-TT3,CLK_UP=G-ATE5)
G-AIE6 = AND(G-BMULT5, G-WE)
FF=RMOS = D(DATA=G=TTO,CLK\_UP=G=ATE6)
FF-RMO21 = D(DATA=G-TT1,CLK_UP=G-ATE6)
FF-RMO37 = D(DATA=G-TT2,CLK\_UP=G-ATE6)
FF-RMO53 = D(DATA=G-TT3,CLK_UP=G-ATE6)
G-ATE7 = AND(G-BMULT6, G-WE)
FF-RMO6 = D(DATA=G-TTO,CLK_UP=G-ATE7)
FF-RMO22 = D(DATA=G-TT1,CLK_UP=G-ATE7)
             D(DATA=G-TT2,CLK_UP=G-ATE7)
          = -
FF-RM038
FF-RM054 =
             D(DATA=G=TT3,CLK_UP=G=ATE7)
G-ATE8 = AND(G-BMULT7, G-WE)
FF-RMU7 =
            D(DATA=G-TTO,CLK_UP=G-ATE8)
FF-RMO23 =
             D(DATA=G-TT1,CLK_UP=G-ATE8)
             D(DATA=G-TT2,CLK_UP=G-ATE8)
FF-RMO39
             D(DATA=G-TT3,CLK_UP=G-ATE8)
FF-RMOSS
          =
G=ATE9 = AND(G=BMULT8, G=WE)
FF-RMO8 =
            D(DATA=G=TTO,CLK_UP=G=ATE9)
FF-RM024
          =
             D(DATA=G-TT1,CLK_UP=G-ATE9)
FF-RMU40
          =
             D(DATA=G-TT2,CLK_UP=G-ATE9)
          2
             D(DATA=G=TT3,CLK_UP=G=ATE9)
FF-RMO56
G-ATE10 = AND(G-BMULT9, G-WE)
            D(DATA=G-TTO,CLK_UP=G-ATE10)
FF-RMO9 =
             D(DATA=G-TT1,CLK_UP=G-ATE10)
FF-RMU25
          =
             D(DATA=G-TT2,CLK_UP=G-ATE10)
FF-RMO41
          =
             D(DATA=G=TT3,CLK_UP=G=ATE10)
FF-RMU57
G=ATE11 = AND(G=BMULT10, G=#E)
             D(DATA=G-TTO,CLK_UP=G-ATE11)
FF-RMO10 =
FF-RMO26
             D(DATA=G-TT1,CLK_UP=G-ATE11)
             D(DATA=G-TT2,CLK_UP=G-ATE11)
FF-RMU42
          =
             D(DATA=G=TT3,CLK_UP=G=ATE11)
FF-RMO58
          =
G-ATE12 = AND(G-BHULT11, G-wE)
             D(DATA=G=TTO,CLK_UP=G-ATE12)
FF-RMO11
          =
              D(DATA=G-TT1,CLK_UP=G-ATE12)
FF-RMO27
              D(DATA=G-TT2,CLK_UP=G-ATE12)
FF-RMO43
             D(DATA=G-TT3,CLK_UP=G-ATE12)
FF-RMO59
          =
G-ATE13 = AND(G-BMULT12, G-wE)
             D(DATA=G-TTO,CLK_UP=G-ATE13)
FF-RMO12
          =
              D(DATA=G-TT1,CLK_UP=G-ATE13)
FF-RMO28
          =
FF-RMU44
          Ξ
              D(DATA=G-TT2,CLK_UP=G-ATE13)
              D(DATA=G-TT3,CLK_UP=G-ATE13)
FF-RM060 =
G-ATE14 = AND(G-BMULT13, G-WE)
```

 $FF-RMU13 = D(DATA=G-TTO,CLK_UP=G-ATE14)$

TABLE 31 (CONT'D)

```
FF-RMU29 =
             D(DATA=G-TT1,CLK_UP=G-ATE14)
FF-RMO45
          =
             D(DATA=G-TT2,CLK_UP=G-ATE14)
FF-RMO61
             D(DATA=G-TT3,CLK_UP=G-ATE14)
G-ATE15 = AND(G-BMULT14, G-WE)
FF-RM014
             D(DATA=G-TTO,CLK_UP=G-ATE15)
FF-RM030
          =
             D(DATA=G-TT1,CLK_UP=G-ATE15)
FF-RMU46
             D(DATA=G-TT2,CLK_UP=G-ATE15)
FF-RMO62
          =
             D(DATA=G-TT3,CLK_UP=G-ATE15)
G-ATE16 = AND(G-BMULT15, G-wE)
FF-RMO15
          =
             D(DATA=G-TTO,CLK_UP=G-ATE16)
FF-RMO31
             D(DATA=G-TT1,CLK_UP=G-ATE16)
FF-RMO47
          =
             D(DATA=G-TT2,CLK_UP=G-ATE16)
             D(DATA=G-TT3,CLK_UP=G-ATE16)
FF-RMO63
```

s END CHIP \$

TABLE 31 (CONT'D)

s CHIP DEFINITION s

TYPE: AM_2902

FAMILY: TTL

POWER: VCC = P-16, GND = P-8

DESCRIPTION: LOOK-AHEAD CARRY GENERATURS.

UNUSED PINS: NONE

FUNCTIONS:

G-CN' = NOT(P-13)

G-CX0 = AND(P-3, G-CN*) G-CX1 = AND(P-4, P-3) G-CNX(P-12) = NOR(G-CX0, G-CX1)

G-CYO = AND(P-2, P-1) G-CY1 = AND(P-4, P-1, P-3) G-CY2 = AND(P+1, P-3, G-CN') G-CNY(P-11) = NOR(G-CYO, G-CY1, G-CY2)

G-Z3 = AND(P-15, P-14) G-Z2 = AND(P-2, P-14, P-1) G-Z1 = AND(P-4, P-14, P-1, P-3) $G-Z0 = AND(P-14, P-1, P-3, G-CN^2)$ G-CNZ(P-9) = NUR(G-Z0, G-Z1, G-Z2, G-Z3)

G=Y3 = AND(P=6, P=5) G=Y2 = AND(P=15, P=5, P=14) G=Y1 = AND(P=2, P=5, P=14, P=1) G=Y0 = AND(P=5, P=14, P=1, P=3) G=Y(P=10) = OR(G=Y0, G=Y1, G=Y2, G=Y3)

G-X(P-7) = OR(P-6, P-15, P-2, P-4)

s END CHIP s

APPENDIX B

CPU CARD CHIP LIBRARY IN BLISS

```
TCS113(language(%bliss36(bliss36) %bliss32(bliss32)),
MODULE
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
        % ( module tcs )%
BEGIN
require "RTNEST,R32";
        GLOBAL ROUTINE IC113(CL1,K1,J1,P1,Q1,Q1B,GND,Q2B,Q2,
                     P2,J2,K2,CL2,J) : novalue =
               % ( routine tcl13 )%
        BEGIN
          OWN
                S,R;
          SWITCHES NOOPTIMIZE;
                       s CHIP DEFINITION
                                 54_LS_113
                 TYPE:
                                 TTL
                 FAMILY:
                                                 GND
                                 VCC = P-14
                 POWER:
                                 DUAL GATED J - K FLIP-FLOP.
                 DESCRIPTION:
                 UNUSED PINS:
                                  NONE
                 FUNCTIONS:
         Į
         1
            S = -1; FF32(S,S,S,.Q1,.Q1B);
            NAND4(S, .P1, .Q1B, .J1, .CL1);
            NAND3(R, Q1, K1, CL1);
            FF32(.P1,S,R,.Q1,.Q1B);
                 FF=A(P=5, P=6) = J-K (PRESET=INV(P=4)
                                        J=P-3
                                        K=P-2
                                        CPK-Nb=5-1)
         1
            S = -1; FF32(S,S,S,.Q2,.Q2B);
            NAND4(5,.P2,.Q2B,.J2,.CL2);
            NAND3(R,.02,.K2,.CL2);
            FF32(.P2,S,R,.u2,.u2B);
                                                               TABLE 33
                  FF=B(P=9, P=8) = J-K (PRESET=INV(P=10)
```

112

J=P=11 K=P=12 CLK_UP=P=13

s END CHIP s

END %(routine tc113)%;

NOTE: SOURCE DATA - "THE TTL DATA BOOK

FOR DESIGN ENGINEERS",

SECOND EDITION

END ELUDOM

TABLE 33 (CONT'D)

```
TCS151(language(%bliss36(bliss36) %bliss32(bliss32)),
MODULE
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
BEGIN
        % ( module tcs )%
require 'RTNEST.R32';
        GLOBAL ROUTINE TC151(13,12,11,10,Y,w,STROBE,GND,C,B,
                      A,17,16,15,14,J) : novalue =
        BEGIN
                %( routine tc151 )%
          LUCAL U : vector[8],
                STB, IA, IAH, IB, IBB, IC, ICB;
                         s CHIP DEFININITION
                TYPE:
                                 54_S_151
                FAMILY:
                                 TTL
                                 VCC = P-16.
                                                 G=ND = P=8
                POWER:
                DESCRIPTION:
                                 1 - OF - 8 DATA SELECTORS/
                                          MULTIPLEXERS.
                 UNUSED PINS:
                               NONE
                FUNCTIONS:
        !
           INV(IAB,.A); INV(IA, IAB);
                 G=IAB = NUT(P=11)
        1
                 G-IA = INV(G-IAB)
        !
           INV(IBB, .B); INV(IB, IBB);
                G-IBB = NOT(P-10)
                 G=IB = INV(G=IBB)
        ŧ
           INV(1CB,.C);
                         INV(IC, ICB);
                 G-ICB = NOT(P-9)
        1
                 G-IC = INV(G-ICB)
        !
           INV(STB,.STROBE);
        !
                 G-STB = INV(P-7)
        1
           AND5(0[0],.10,STB, IAB, IBB, ICB);
                 G=00 = AND(G=STB, P=4, G=IAB, G=IBB, G=ICB)
        ţ
            AND5(O[1],.I1,STB,IA,IBB,ICB);
                 G=01 = AND(G=STB, P=3, G=IA, G=IBB, G=ICB)
                                                                  TABLE 34
            AND5(C[2],.12,STB, IAB, IB, ICB);
                                                                   114
```

```
G=02 = AND(G=STB, P=2, G=IAB, G=IB, G=ICB)
!
   AND5(O(3),.13,STB,1A,1B,1CB);
        G=03 = AND(G=STB, P=1, G=1A, G=1B, G=1CB)
!
   ANU5(0[4],. 14, STB, 1AB, 1BB, 1C);
        G=04 = AND(G=STB, P=15, G=IAB, G=IBB, G=IC)
!
   AND5(0(5),.15,STB,IA,IBB,IC);
        G=05 = AND(G=STB, P=14, G=IA, G=IBB, G=IC)
!
   AND5(016),.16,STB, IAB, IB, IC);
        G=06 = AND(G=ST6, P=13, G=1AB, G=1B, G=1C)
Ţ
   AND5(0[7],.17,STB,IA,IB,1C);
        G=07 = AND(G=STB, P=12, G=IA, G=IB, G=IC)
!
!
   OR8(STB, 0);
   .w = NOT .STB;
        G=W(P=6) = NOR(G=00, G=01, G=02, G=03, G=04,
!
                         G=05, G=06, G=07)
!
   INV(.Y,.w);
        G=Y(P=5) = INV(G=W)
!
                 $ END CHIP $
Ī
END % ( routine tC151 )%;
                         SOURCE DATA - "THE TTL DATA BOOK
         1
                 NOTE:
                                         FOR DESIGN ENGINEERS",
         •
                                         SECOND EDITION
        ELUDOM % ( MODULE TCS151 )%
END
```

TABLE 34 (CONT'D)

```
TCS151(language(%bliss36(bliss36) %bliss32(bliss32)),
MODULE
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
BEGIN
        % ( module tcs )%
require 'KTNEST.R32';
        GLOBAL ROUTINE TC151(13,12,11,10,Y,w,STROBE,GND,C,B,
                     A,17,16,15,14,J) : novalue =
        BEGIN
                %( routine tc151 )%
          LGCAL O: vector[8],
                STR, IA, IAB, IB, IBP, IC, 106;
                         s CHIP DEFININITION
                                 54_LS_151
                TYPE:
                FAMILY:
                                 TIL
                                 VCC = P-16,
                                                G-ND
                POWER:
                                 1 - OF - 8 DATA SELECTURS/
                DESCRIPTION:
                                         MULTIPLEXERS.
                UNUSED PINS:
                               NUNE
                 FUNCTIONS:
        1
           INV(IAH,.A); INV(IA, TAB);
                 C-IAB = NOT(P-11)
                 G-TA = INV(G-IAB)
            INV(LBB,.B); INV(LB, LBB);
                 G=TBB = NOT(P=10)
                 G=TB = INV(G=IBB)
         !
            INV(ICB,.C); INV(IC,TCB);
                 G-ICR = NOT(P-9)
                 G-TC = INV(G-ICB)
            INV(STB,.STPORE);
                 G=STR = TNV(P=7)
            AMD5(0(0),.10,STB,1AB,1BB,1CB);
                 G=00 = AND(G=STB, P=4, G=1AB, G=1BB, G=1CB)
         Ţ
            AND5(0[1],.11,STb,IA,IBB,ICB);
                 G=01 = AND(G=STB, P=3, G=IA, G=IRB, G=TCB)
            AND5(0[2],.12,STB,IAB,IR,TCB);
                                                          TABLE 35
```

```
G=02 = AND(G=STH, P=2, G=IAH, G=IH, G=ICH)
!
   AND5(O(3),.13,STB,IA,IB,ICB);
!
        G=03 = AND(G=STB, P=1, G=IA, G=IB, G=ICB)
   AND5(O[4],. 14, STB, 1AB, IBB, IC);
        G-04 = AND(G-STB, P-15, G-IAB, G-IBB, G-IC)
!
   AND5(0[5],.15,STB,IA,IBB,IC);
        G=05 = AND(G=STB, P=14, G=IA, G=IBB, G=IC)
1
   AND5(0[6],.16,STB, IAB, IB, IC);
        G=06 = AND(G=ST6, P=13, G=1AB, G=1B, G=1C)
!
   AND5(0[7],.17,STB, IA, IB, IC);
!
        G=07 = AND(G=STB, P=12, G=1A, G=1B, G=1C)
   OR8(STB,0);
   .W = NOT .STB;
        G-W(P-6) = NOR(G-U0, G-U1, G-U2, G-U3, G-U4,
!
                         G-05, G-06, G-07)
   INV(,Y,,w);
        G=Y(P=5) = INV(G=w)
!
                s END CHIP s
1
END
     %( routine tC151 )%;
                         SOURCE DATA - "THE TTL DATA BOOK
        ļ
                NOTE:
                                         FOR DESIGN ENGINEERS",
                                         SECOND EDITION
END
        ELUDOM % ( MODULE
                            TCS151 )%
```

TABLE 35 (CONT'D)

```
addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
        % ( module tcs )%
BEGIN
require 'RTNEST.R32';
                 ORR4(R, I1, I2, I3, I4, J) =
        MACRO
                     R=(.I1 UR .I2 OR .I3 OR .I4) FAND(J,0)
                     FORR(J,1)%;
                 GLOBAL ROUTINE TC153(G1, B, I13, I12, I11, I10, R1, GNU, R2, I20,
                        121,122,123,A,G2,J) : novalue =
                 BEGIN
                         % ( routine tc153 )%
                   LUCAL SBAR, IA, IAB, IB, IBB, 01, 02, 03, 04;
                          s CHIP DEFINITION $
         !
                                   54_LS_153
                 TYPE:
                                   TIL
                 FAMILY:
                                   VCC = P-16, GND = P-8
                 POWER:
                                   DUAL 1 OF 4 DATA SELECTORS/MULTIPLEXERS.
                 DESCRIPTION:
                                   NONE
                 UNUSED PINS:
         !
         !
                          FUNCTIONS:
         !
                   INV(SBAR, .G1); INV(IAB, .A); INV(IA, IAB);
                          G=SBARA = INV(P=1)
                          G=IAB = NOT(P=14)
                          G=IA = INV(G=IAB)
         !
                   INV(IBB, B); INV(IB, IBb);
                          G=IBB = NUT(P=2)
                          G=IB = INV(G=IBB)
         Į
                   AND4(C1,SBAR, IAB, IBB, .110);
                          G-01A = AND(G-SBARA, P-6, G-IAB, G-IBB)
         į
                   AND4(02,5BAR, IA, IBB, , I11);
                           G=02A = AND(G=SBARA, P=5, G=IA, G=IBB)
         !
                   AND4(03,5BAR, IAB, IB, . I12);
                           G=03A = AND(G=SBARA, P=4, G=IAB, G=IB)
         !
                   AND4(04,SBAR, IA, 18, .113);
                           G=04A = AND(G=SBARA, P=3, G=IA, G=IB)
          •
                                                                    TABLE 36
                   URR4(.R1,G1,U2,U3,U4);
```

118

TCS153(language(%bliss36(bliss36) %bliss32(bliss32)),

MODULE

```
!
                G=R1(P=7) = OR(G=U1A, G=U2A, G=U3A, G=U4A)
!
         INV(SBAR, G2);
                G-SBARB = INV(P-15)
!
         AND4(01,SBAR,IAB,IBB,,120);
!
                G=01B = AND(G=SBARB, P=10, G=IAB, G=IBB)
         AND4(02, SBAR, IA, IBB, . 121);
                G-O2B = AND(G-SBARB, P-11, G-IA, G-IBB)
!
         AND4(03,SBAR, IAB, IB, 122);
                G=O3B = AND(G=SBARB, P=12, G=IAB, G=IB)
!
         AND4(04,SBAR,IA,IB,.123);
                G=04B = AND(G=SBARB, P=13, G=IA, G=IB)
:
         ORR4(,R2,O1,O2,O3,O4);
                G=R2(P=9) = OR(G=018, G=028, G=038, G=048)
!
!
                    END CHIP $
!
END
        %( ROUTINE TC153 )%;
                         SOURCE DATA - "THE TTL DATA BOOK
        :
                 NOTE:
                                         FOR DESIGN ENGINEERS",
        !
                                         SECOND EDITION
```

TABLE 36 (CONT'D)

END

```
TCS158(language(%bliss36(bliss36) %bliss32(bliss32)),
MODULE
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
        % ( module tcs )%
BEGIN
require 'RTNEST.R32';
        GLOBAL ROUTINE TC158(S,A1,B1,Y1,A2,B2,Y2,GND,Y3,B3,A3,
                     Y4,B4,A4,G,J): novalue =
               %( routine tc158 )%
        BEGIN
          LOCAL A.B.C.D;
                        s CHIP DEFINITION
        1
                                 54_LS_158
                TYPE:
                                 TTL
                FAMILY:
                                 VCC = P-16, GND = P-8
                POWER:
                                 GUAD
                                      2-LINE TO 1-LINE DATA
                DESCRIPTION:
                                         SELECTORS/MULTIPLEXERS.
                UNUSED PINS:
                                 NONE
                FUNCTIONS:
                   INV(A,.5);
                         G-SB = NOT(P-1)
        1
                   NOR(B, A, . G);
                         G-SY = AND(INV(G-SB), INV(P-15)
         1
                   NOR(A,.S,.G);
                         G-SX = AND(INV(P-1), INV(P-15))
                   ANDR(C, A1, A);
                         G=A1 = AND(P=2, G=SX)
         !
                   ANDR(D,,B1,B);
                         G=B1 = AND(P=3, G=SY)
         !
                   NGR(.\1,C,D);
                         G=01(P=4) = NOR(G=A1, G=B1)
                   ANDR(C,.A2,A);
                         G=A2 = AND(P=5, G=SX)
```

```
ANDR(D,.B2,8);
1
               G=B2 = AND(P=6, G=SY)
         NUR(,Y2,C,D);
               G=02(P=7) = NOR(G=A2, G=B2)
          ANDR(C,.A3,A);
Į
               G=A3 = AND(P=11, G=SX)
         ANDR(D, .83,8);
                G=B3 = AND(P=10, G=SY)
          NUR(.Y3,C,D);
!
                G=03(P=9) = NUR(G=A3, G=B3)
!
          ANDR(C, A4, A);
                G=A4 = AND(P=14, G=SX)
:
          ANDR(D, .84,8);
1.
                G=B4 = AND(P=13, G=SY)
          NOR(, Y4,C,D);
!
                G=04(P=12) = NOR(G=A4, G=B4)
        END % ( ROUTINE TC158 )%;
                s END CHIP s
!
```

! NOTE: SOURCE DATA - "THE TTL DATA BOOK
! FOR DESIGN ENGINEERS",
! SECOND EDITION
END
ELUDOM

```
TC169(language(%bliss36(bliss36) %bliss32(bliss32)),
MODULE
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
BEGIN
        % ( module tcs )%
require 'RTNEST.R32';
                GLOBAL ROUTINE TC169(UD, CK, IA, IB, IC, ID, EPBAR, K, LOAD, ETBAR,
                      QD,QC,QB,QA,RCO,J) : novalue =
                BEGIN %( routine tc169 )%
                         CLOCK, UDI, LB, L, EP, ET, COUNT, C1, C2, C3, C4, I1, I2, I3, I4;
                  OWN
                   OWN
                         A,B,D1,D2,D3,D4;
!
                   CHIP
                          DEFINITION s
                TYPE:
                                 54_LS_169
                FAMILY:
                                 TTL
                                 VCC = P-16.
                POWER:
                                                 GND = P-8
                DESCRIPTION:
                                 SYNCHRONOUS 4-BIT UP/DOWN COUNTER.
                UNUSED PINS:
                                 NONE
                 FUNCTIONS:
                   BUF(CLOCK, CK); INV(UDI, UD);
                         G-CK = NOT(P-2)
                         G=UDI = NOT(P=1)
                   INV(LB, LOAD);
                         G-LB = INV(P-9)
                   INV(L,LB); INV(EP, EPBAR);
                         G=L = NOT(G=LB)
                         G=EP = INV(P-7)
                   INV(ET, ETBAR);
                         G-ET = INV(P-10)
                   COUNT = AND3(.LOAD,EP,ET);
                         G=COUNT = AND(P=9, G=EP, G=ET)
                   A = NOT .UDI;
                   C1 = (NOT(ANDF(UDI, ST(K)) OR ANDF(ST(K+1), A)));
                         G=QA1 = AND(G=UDI, FF=A)
                         G=QA2 = AND(INV(G=UDI), FF=A')
```

```
A = NOT .UDI;
C2 = (NOT(ANDF(UDI, ST[.K+2]) OR ANDF(ST[.K+3], A)));
       G=QB1 = AND(G=UDI, FF=B)
       G=QB2 = AND(INV(G=UDI), FF=B')
       G=C2 = NOR(G=OB1, G=OB2)
A = NOT .UDI;
C3 = (NOT(ANDF(UDI, ST(.K+4)) OR ANDF(ST(.K+5), A)));
       G=QC1 = AND(G=UDI, FF=C)
       G-QC2 = AND(INV(G-UDI), FF-C')
       G=C3 = NOR(G=QC1, G=QC2)
A = NOT .UDI;
C4 = (NOT(ANDF(UDI, ST[.K+6]) UR ANDF(ST[.K+7], A)));
       G=QD1 = AND(G=UDI, FF=DX)
       G=QD2 = AND(INV(G=UDI), FF=DX^*)
       G=C4 = NOR(G=QD1, G=QD2)
INV(A, COUNT);
ANDR(B, COUNT, ST[.K+1]);
       G-A = NOT(G-COUNT)
       G-AB = AND(G-COUNT, FF-A')
D1 = (AND3(ST(.K), A, L) OR .B OR ANDF(.IA,LB ));
       G=AA = AND(FF=A, G=A, G=L)
       G=IA = AND(G=LB, P=3)
       G=D1 = QR(G=AA, G=AB, G=IA)
NAND(A, COUNT, C1);
B = AND3(C1,COUNT,ST(.K+31);
        G=B = NAND(G=COUNT, G=C1)
        G-BB = AND(G-COUNT, FF-B', G-C1)
D2 = (AND3(ST[.K+2], A, L) OR .B OR ANDF(.IB,LB ));
        G=BA = AND(FF=B, G=B, G=L)
        G=IB = AND(G=LB, P=4)
        G=D2 = OR(G=BA, G=BB, G=IB)
 NAND3(A, COUNT, C1, C2);
 AND4(B, COUNT, C2, C1, ST[,K+5]);
        G-C = NAND(G-COUNT, G-C1, G-C2)
        G-CB = AND(G-COUNT, FF-C G-C1, G-C2)
```

TABLE 38 (CONT'D)

123

```
G-CA = AND(FF-C, G-C, G-L)
       G=IC = AND(G=LB, P=5)
       G=D3 = OR(G=CA, G=CB, G=IC)
NAND4(A, COUNT, C1, C2, C3);
AND5(B, COUNT, C3, C2, C1, ST(, K+7));
       G=DX = NAND(G=COUNT, G=C1, G=C2, G=C3)
       G=DB = AND(G=COUNT, FF=DX^*, G=C1, G=C2, G=C3)
D4 = (AND3(ST[.K+6], A, L) OR .B OR ANDF(.ID,LB ));
       G-DA = AND(FF-DX, G-DX, G-L)
       G=ID = AND(G=LB, P=6)
       G=D4 = OR(G=DA, G=DB, G=ID)
NAND5(.RCO.ET.C1,C2,C3,C4);
       G=CO(P=15) = NAND(INV(P=10), G=C1, G=C2, G=C3, G=C4)
A = (.D1 AND .CLOCK) OR (.ST[.K] AND NOT .CLOCK);
BUF(ST[.K], A);
INV((ST[.K+1]), A);
       FF-A(P-14) = D(CLK_UP=G-CK,
              DATA=G-D1)
A = (D2 AND CLOCK) OR (ST[K+2] AND NOT CLOCK);
BUF(ST[.K+2], A);
INV((ST[.K+3]), A);
       FF-B(P-13) = D(CLK\_UP=G-CK)
              DATA=G=D2)
A = (.D3 \text{ AND .CLOCK}) \text{ OR } (.ST[.K+4] \text{ AND NOT .CLOCK});
BUF(ST[.K+4], A);
INV((ST[,K+5]), A);
       FF-C(P-12) = D(CLK\_UP=G-CK.
              DATA=G-D3)
A = (.D4 \text{ AND .CLOCK}) \text{ OR } (.ST[.K+6] \text{ AND NOT .CLOCK});
BUF(ST[.K+6], A);
INV((ST[.K+7]), A);
       FF-DX(P-11) = D(CLK_UP=G-CK,
                DATA=G-D4)
         END CHIP $
```

TABLE 38 (CONT'D)

D3 = (AND3(ST[.K+4], A, L) OR .B OR ANDF(.IC,LB));

.QA = .ST[.K]; .QB = .ST[.K+2]; .QC = .ST[.K+4]; .QD = .ST[.K+6];

END %(routine tc169)%;

NOTE: SOURCE DATA - "THE TTL DATA BOOK FOR DESIGN ENGINEERS", SECOND EDITION -- RE-DRAWN FOR CLARITY

END ELUDOM

TABLE 38 (CONT'D)

```
TC175(language(%bliss36(bliss36) %bliss32(bliss32)),
MODULE
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
BEGIN
        % ( module tcs )%
require 'RTNEST.R32';
        GLOBAL ROUTINE TC175(CLEAR, Q1, Q1B, D1, D2, Q2B, Q2, K,
                     CLOCK,Q3,Q3B,D3,D4,Q4B,Q4,J) : novalue =
               %( routine tc175 )%
        BEGIN
          QWN
                CLB.CLR.A.B:
                         s CHIP DEFINITION
        !
        !
                TYPE:
                                 54_LS_175
                                 TTL
                FAMILY:
                POWER:
                                 VCC = P-16,
                                                 GND =
                DESCRIPTION:
                                 QUAD D-TYPE FLIP-FLOPS
                UNUSED PINS:
                                 NONE
        1
                FUNCTIONS:
           BUF(CLB..CLOCK);
        1
                G-CLK=NOT(P-9)
           INV(CLR, CLEAR);
                G-CLR=NOT(INV(P-1))
        Ţ
                ST(K) = (...D1 AND .CLB) OR (.ST(K) AND NOT .CLB);
                 ST(K) = ST(K) AND NOT .CLR;
                 .01 = .ST[.K];
                 .Q1B = NOT .ST(.K);
        !
                 FF=Q1(P=2,P=3) = D(CLEAR=INV(G=CLR),
                                    DATA=P-4,
        ļ
                                    CLK_UP=INV(G-CLK))
        !
                 ST[.K+2] = (..D2 AND .CLB) OR (.ST[.K+2] AND NOT .CLB);
                 ST[.K+2] = .ST[.K+2] AND NOT .CLR;
                 Q2 = .ST(.K+2);
                 .Q2B = NOT .ST[.K+2];
                 FF=Q2(P=7,P=6) = D(CLEAR=INV(G=CLR),
        !
                                    DATA=P-5,
```

CLK_UP=INV(G-CLK))

! ST[.K+4] = (..D3 AND .CLB) OR (.ST[.K+4] AND NOT .CLB);ST[.K+4] = .ST[.K+4] AND NOT .CLR; .03 = .ST[.K+4];.Q3B = NOT .ST(.K+4);FF-Q3(P-10,P-11) = D(CLEAR=INV(G-CLR), DATA=P-12, CLK_UP=INV(G-CLK)) ST[.K+6] = (..D4 AND .CLB) OR (.ST[.K+6] AND NOT .CLB);ST[.K+6] = .ST[.K+6] AND NOT .CLR; .Q4 = .ST[.K+6];.Q4B = NOT .ST[.K+6];FF=Q4(P=15,P=14) = DX(CLEAR=INV(G=CLR),! DATA=P-13, ! CLK_UP=INV(G-CLK))

% (ROUTINE TC175)%; END

!

END CHIP

SOURCE DATA - "THE TTL DATA BOOK NOTE: FOR DESIGN ENGINEERS", SECOND EDITION

END

!

!

```
TC253(language(%bliss36(bliss36) %bliss32(bliss32)),
MODULE
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
BEGIN
        % ( module tcs )%
require 'RTNEST.R32';
MACRO
        ORR4(R,11,12,13,14,J) =
            R=(.11 UR .12 OR .13 UR .14) FAND(J,0)
            FORR(J,1)%;
        GLOBAL ROUTINE TC253(G1,B,I13,I12,I11,I10,R1,GND,R2,I20,
                      121,122,123,A,G2,J) : novalue =
               %( routine tc253 )%
        BEGIN
          LOCAL SBAR, IA, IAB, IB, IBB, U1, 02, U3, U4, UUT;
                            CHIP DEFINITION
                                  54_LS_253
                 TYPE:
                                  TIL
                 FAMILY:
                 POWER:
                                  VCC
                                       = P-16,
                                                 GND
                                  DUAL 4-LINE-TU-1-LINE DATA
                 DESCRIPTION:
                                   SELECTORS/MULTIPLEXERS
                                   WITH 3-STATE OUTPUTS.
                 UNUSED PINS:
                                  NONE
                 FUNCTIONS:
           INV(SBAR,.G1); INV(IAB,.A); INV(IA,IAB);
                 G-SBAR1 = INV(P-1)
         !
                 G=IAB = NOT(P=14)
                 G=IA = INV(G=IAB)
           INV(IBB, B); INV(IB, IBB);
                 G-IbB = NOT(P-2)
         !
                 G=IB = INV(G=IBB)
         !
           AND4(U1,SBAR, IAB, IBB, . 110);
```

TABLE 40

G=01A = AND(G=SBAR1, P=6, G=IAB, G=IBB)

```
AND4(02,5BAR, IA, IBB, . I11);
       G=02A = AND(G=SBAR1, P=5, G=IA, G=IBB)
 AND4(03,SBAR, IAH, IB, .112);
       G=03A = AND(G=SBAR1, P=4, G=IAB, G=IB)
 AND4(04,SBAR, 1A, 1B, .113);
       G=04A = AND(G=SBAR1, P=3, G=IA, G=IB)
 ORR4(UUT, U1, U2, U3, D4);
 .R1= (.OUT OR NOT .SBAR);
       GTS=1Y(P=7) = OR(G=01A, G=02A, G=03A, G=04A); DIS_LOW(G=SHAR1)
 INV(SBAR, G2);
       G=SBAR2 = INV(P=15)
 AND4(01, SHAR, 1AB, IBB, .120);
        G=01B = AND(G=SBAR2, P=10, G=IAB, G=IBB)
 AND4(02, SHAR, IA, IBB, . 121);
        G=02B = AND(G=SBAR2, P=11, G=IA, G=IBB)
 AND4(03,SBAR,1AB,1B,.122);
        G=O3B = AND(G=SBAR2, P=12, G=IAB, G=IB)
 AND4(04, SBAR, IA, IB, . 123);
        G=04B = AND(G=SBAR2, P=14, G=IA, G=IB)
 ORR4(OUT, 01, 02, 03, 04);
  .R2= (.OUT OR NOT .SBAR);
        GTS=2Y(P=9) = OR(G=018, G=028, G=038, G=048); DIS_LOW(G=SBAR2)
!
                   END CHIP $
!
                         SOURCE DATA - "THE TTL DATA BOOK
                 NOTE:
                                         FOR DESIGN ENGINEERS",
                                         SECOND EDITION AND
                                         LUGIC DIAGRAM ATTACHED.
END % (routine tc253)%;
END
ELUDOM
```

```
TC273(language(%bliss36(bliss36) %bliss32(bliss32)),
MODULE
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
BEGIN
        %( module tcs )%
require 'RTNEST.R32';
        GLOBAL ROUTINE TC273(CLEAR,Q1,D1,D2,Q2,Q3,D3,D4,Q4,K,
                      CLOCK,Q5,D5,D6,Q6,Q7,D7,D8,Q8,J) : novalue =
        BEGIN
                %( routine tc273 )%
          LOCAL CLB, CLR, A, B;
                            CHIP DEFINITION
                                 54_LS_273
                 TYPE:
                FAMILY:
                                 TTL
                POWER:
                                 VCC = P=20.
                                                 G=ND = P=10
                                 OCTAL D-TYPE
                                                 FLIP-FLOPS.
                 DESCRIPTION:
                 UNUSED PINS:
                                 NONE
                 FUNCTIONS:
          BUF(CLB, CLOCK); INV(CLR, CLEAR);
                 G-CLB =
                           NOT (P-11)
                 G-CLR = NOT(INV(P-1))
                 A = (..D1 AND .CLB) OR (.ST[,K] AND NOT .CLB);
                 INV (B, CLR); A = .A AND .8;
                 BUF (ST[.K], A);
                 INV ((ST[.K]+%UPVAL), A);
          BUF(.Q1,ST[.K]);
                 FF-D1(P-2)
                             =
                                D(CLEAR=INV(G=CLR),
                                   DATA=P-3,
                                   CLK_UP=INV(G=CLB))
                 A = (...D2 \text{ AND .CLB}) \text{ OR } (.ST[.K+2] \text{ AND NOT .CLB});
```

TABLE 41

```
INV (B, CLR); A = .A AND .B;
        BUF (ST[.K+2], A);
        INV ((ST[.K+2]+&UPVAL), A);
 BUF(.Q2,ST[.K+2]);
        FF-D2(P-5) = D(CLEAR=INV(G-CLR),
                            DATA=P=4.
                            CLK_UP=INV(G-CLB))
ţ
        A = (..D3 \text{ AND .CLB}) \text{ OR (.ST[.K+4] AND NOT .CLB);}
         INV (B, CLR); A = .A AND .B;
        BUF (ST[,K+4], A);
         INV ((ST[,K+4]+%UPVAL), A);
  BUF(.Q3,ST[.K+4]);
!
        FF=D3(P=6) =
                         D(CLEAR=INV(G=CLR),
                            DATA=P-7,
!
                            CLK_UP=INV(G-CLB))
Į
!
         A = (...D4 \text{ AND .CLB}) \text{ GR (.ST[.K+6] AND NOT .CLB)};
         INV (B. CLR); A = A AND B;
         BUF (ST[.K+6], A);
         INV ((ST[.K+6]+%UPVAL), A);
  BUF(.Q4,ST[.K+6]);
                         D(CLEAR=INV(G-CLR),
         FF=D4(P=9) =
                            DATA=P-8.
!
                            CLK_UP=INV(G=CLA))
       A = (..D5 \text{ AND .CLB}) \text{ OR (.ST[.K+8] AND NOT .CLB);}
         INV (B, CLR); A = A AND B;
         BUF (ST[.K+8], A);
         INV ((ST[.K+8]+&UPVAL), A);
  BUF(.Q5,ST[.K+8]);
         FF=D5(P=12) =
                           D(CLEAR=INV(G-CLR,
!
!
                            DATA=P-13,
                            CLK_UP=INV(G-CLB))
!
         A = (...D6 \text{ AND .CLB}) \text{ OR } (.ST[.K+10] \text{ AND NOT .CLB});
         INV (B, CLR); A = .A AND .B;
         BUF (ST[.K+10], A);
         INV ((ST[.K+10]+%UPVAL), A);
  BUF(,Q6,ST[,K+10]);
         FF=D6(P=15) = D(CLEAR=INV(G=CLR,
1
:
                            DATA=P-14,
                           - CLK_UP=INV(G-CLB))
•
1
         A = (...D7 \text{ AND .CLB}) \text{ OR } (.ST[.K+12] \text{ AND NOT .CLB});
         INV (B, CLR); A = .A AND .B;
         BUF (ST[.K+12], A);
         INV ((ST[.K+12]+&UPVAL), A);
  BUF(.Q7,ST[.K+12]);
                           D(CLEAR=INV(G-CLR,
         FF=D7(P=16) =
!
1
                            DATA=P-17.
                            CLK_UP=INV(G=CLB))
!
         A = (...D8 \text{ AND .CLB}) \text{ OR } (.ST[.K+14] \text{ AND NOT .CLB});
```

```
INV (B, CLR); A = .A AND .8;
BUF (ST(,K+14], A);
        INV ((ST[,K+14]+%UPVAL), A);
  BUF(,Q8,ST[,K+14]);
1
        FF = D8(P = 19) =
                         D(CLEAR=INV(G-CLR,
                           DATA=P-18,
                           CLK_UP=INV(G=CLB))
END %( routine tc273 )%;
                   END CHIP $
1
                 NOTE: SOURCE DATA - "THE TTL DATA BOOK
                                          FOR DESIGN ENGINEERS",
                                          SECOND EDITION
```

END

```
TC352(language(%bliss36(bliss36) %bliss32(bliss32)),
MODULE
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
        % ( module tcs )%
BEGIN
require 'RTNEST.R32';
        ORR4(R, I1, I2, I3, I4, J) =
MACRO
            R=(.I1 OR .I2 OR .I3 OR .I4) FAND(J,0)
            FORR(J,1)%;
                 GLOBAL ROUTINE TC352(G1,B,I13,I12,I11,I10,R1,GND,R2,I20,
                      121,122,123,A,G2,J) : novalue =
                 BEGIN % ( routine tc352 )%
                   LOCAL SBAR, IA, IAB, IB, IBB, 01, 02, 03, 04, UUT;
                           CHIP DEFINITION S
                                  54_LS_352
                 TYPE:
                                  TTL
                 FAMILY:
                                  VCC = P-16, GND = P-8
                 PUWER:
                                  DUAL 4-LINE-TO-1-LINE DATA
                 DESCRIPTION:
                                   SELECTURS/MULTIPLEXERS.
                                  NONE
                 UNUSED PINS:
                 FUNCTIONS:
         !
                   INV(SBAR, G1);
                  INV(1AB,.A+2);
                  INV(IA, IAB+4);
                 G-SBAR1 = INV(P-1)
                 G-IAB = NOT(P-14)
                 G-IA = INV(G-IAB)
                    INV(IBB,.B);
                    INV(IB, IBB);
                  G-IBB = NOT(P-2)
                  G=IB = INV(G=IBB)
                    AND4(01, SHAR, IAB, IBB, . 110);
                  G=01A = AND(G=SBAR1, P=6, G=IAB, G=IBB)
```

```
AND4(02,SBAR, IA, IBB, .111);
        G=02A = AND(G=SBAR1, P=5, G=1A, G=1BB)
!
          AND4(03,SBAR, IAB, IB, .112);
        G=O3A = AND(G=SBAR1, P=4, G=IAB, G=IB)
          AND4(04,SBAR,IA,IB,.113);
        G=04A = AND(G=SBAR1, P=3, G=IA, G=IB)
ļ
          OKR4(OUT, 01, 02, 03, 04);
          .R1 = NOT .OUT;
        G=OUT1(P=7) = NUR(G=O1A, G=O2A, G=O3A, G=O4A)
          INV(SBAR, .G2);
        G=SBAR2 = INV(P=15)
          AND4(01, SBAR, IAB, IBB, 120);
        G=01B = AND(G=SBAR2, P=10, G=1AB, G=1BB)
          AND4(02,SBAR, IA, IBB, .121);
        G=02B = AND(G=SBAR2, P=11, G=1A, G=1BB)
          AND4(03,SBAR, IAB, 1B, ,122);
        G=03B = AND(G=SBAR2, P=12, G=1AB, G=1B)
          AND4(U4,SBAR,IA,IB,.123);
        G=04B = AND(G=SBAR2, P=13, G=1A, G=1B)
          ORP4(OUT, U1, O2, U3, C4);
          .R2 = NOT .OUT;
        G=OUT2(P=9) = NOR(G=O18, G=O28, G=O38, G=O48)
          END
                CHIP
                       $
        END % (routine tc352 )%;
                         SOURCE DATA - "THE TTL DATA BOOK
                 NUTE:
                                       FOR DESIGN ENGINEERS",
                                         SECOND EDITION
END
```

TABLE 42 (CONT'D)

```
TC374(language(%bliss36(bliss36) %bliss32(bliss32)),
MODULE
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
        % ( module tcs )%
BEGIN
require 'RTNEST,R32';
                GLOBAL ROUTINE TC374(UC,Q1,D1,D2,Q2,Q3,D3,D4,Q4,K,
                     CLOCK,Q5,D5,D6,Q6,Q7,D7,D8,Q8,J) : novalue =
                BEGIN % (routine tc374)%
                  OWN CLB, OCB, A;
                         s CHIP
                                 DEFINITION
                TYPE:
                                 54_LS_374
                                 TTL
                FAMILY:
                                 VCC = P+20, GND =
                                                       P=10
                POWER:
                                 OCTAL D-TYPE TRANSPARENT,
                 DESCRIPTION:
                                 LATCHES. AND EDGE-TRIGGERED
                                 FLIP-FLOPS WITH 3-STATE OUTPUTS.
                                 NONE
                 UNUSED PINS:
                 FUNCTIONS:
                   BUF(CLB,.CLOCK); BUF(OCB,.OC);
                 G=OCB = INV(P=1)
         !
                 G-CLB = NOT(P-11)
                 ST(.K) = (..D1 AND .CLB) OR (.ST(.K) AND NOT .CLB);
                 FF=Q1 = D(DATA=P=3,
         !
                          CLK_UP=G-CLB)
                   ORR(,Q1,OCB,ST[,K]);
                 G=Q1(P=2) = AND(INV(FF=Q1')); DIS=LOW(G=OCB)
                 ST[.K+2] = (..D2 AND .CLB) OR (.ST[.K+2] AND NOT .CLB);
```

\$ END CHIP \$

NOTE: SOURCE DATA - "THE TTL DATA BOOK FOR DESIGN ENGINEERS", SECOND EDITION

END

```
FF-Q2 = D(DATA=P-4)
                 CLK_UP=G-CLB)
          ORR(.Q2, OCB, ST[.K+2]);
        G=02(P=5) = AND(INV(FF=02'));DIS_LOW(G=0CB)
        ST[.K+4] = (..D3 AND .CLB) UR (.ST[.K+4] AND NOT .CLB);
        FF=Q3 = D(DATA=P=7,
                 CLK_UP=G-CLB)
          ORR(.Q3, OCB, ST[.K+4]);
        G=Q3(P=6) = AND(INV(FF=Q3'));DIS_LOW(G=QCB)
!
        ST[.K+6] = (..D4 AND .CLB) OR (.ST[.K+6] AND NOT .CLB);
        FF=Q4 = D(DATA=P=8.
1
                 CLK_UP=G-CLB)
!
          ORR(.Q4,OCB,ST[.K+6]);
        G=Q4(P=9) = AND(INV(FF=Q4^{\circ}));DIS_LOW(G=OCB)
1
        ST[.K+8] = (..D5 AND .CLB) OR (.ST[.K+8] AND NOT .CLB);
!
        FF=Q5 = D(DATA=P=13,
                 CLK_UP=G-CLB)
          ORR(.Q5,OCB,ST[.K+8]);
        G=Q5(P=12) = AND(INV(FF=Q5^*));DIS_LOW(G=QCB)
1
        ST[.K+10] = (..D6 AND .CLB) OR (.ST[.K+10] AND NOT .CLB);
        FF=Q6 = D(DATA=P=14,
1
                 CLK_UP=G-CLB)
          ORR(.Q6,OCB,ST[.K+10]);
        G=Q6(P=15) = AND(INV(FF=Q6^\circ));DIS_LOW(G=OCB)
1
        ST[.K+12] = (..D7 AND .CLB) OR (.ST[.K+12] AND NOT .CLB);
        FF-Q7 = D(DATA=P-17,
1
                  CLK_UP=G-CLB)
          ORR(.Q7,OCB,ST[.K+12]);
        G=Q7(P=16) = AND(INV(FF=Q7'));DIS_LOW(G=OCB)
        ST[.K+14] = (...D8 AND .CLB) OR (.ST[.K+14] AND NOT .CLB);
        FF=Q8 = D(DATA=P=18,
                  CLK_UP=G-CLB)
          ORR(.Q8,OCB,ST[.K+14]);
        G=Q8(P=19) = AND(INV(FF=Q8'));DIS_LO(G=OCB)
!
Ţ
```

!

```
GLOBAL ROUTINE TC377(GBAR,Q1,D1,D2,Q2,Q3,D3,D4,Q4,K,
             CLOCK,Q5,D5,D6,Q6,Q7,D7,D8,Q8,J) : novalue =
       BEGIN %( routine tc377 )%
         LOCAL CLB, A, B, C;
                         DEFINITION 'S
                   CHIP
                         25_LS_377
        TYPE:
                        TTL
        FAMILY:
                         VCC = P=20, GND = P=10
        POWER:
                         OCTAL D-TYPE FLIP-FLOPS.
        DESCRIPTION:
                         NONE
        UNUSED PINS:
        FUNCTIONS:
!
          BUF(CLB, CLOCK);
          B = NOT .. GBAR;
          ANDR(C,B,CLB);
        G-CLB = NOT(P-11)
        G=B = INV(P=1)
        FF-ENBL = D(DATA=INV(G-B),
                         CLK_UP=G-CLB,
                         CLEAR=INV(G=CLB))
          ANDR(B,C,CLB);
        ST(.K) = (..D1 AND .B) OR (.ST(.K] AND NOT .B);
        .Q1 = .ST(.K);
```

TC377(language(%bliss36(bliss36) %bliss32(bliss32)),

R=(,11 OR .12 OR .13 OR .14) FAND(J,0)

% (module tcs)%

ORR4(R,I1,I2,I3,I4,J) =

FORR(J,1)%;

require 'RTNEST.R32';

MODULE

BEGIN

MACRO

```
!
        FF=Q1(P=2) = D(DATA=P=3.
!
                        CLK_UP=FF-ENBL)
1
          ANDR(B.C.CLB);
        ST[.K+2] = (..D2 AND .B) QR (.ST[.K+2] AND NOT .B);
        .02 = .ST[.K+2];
        FF=Q2(P=5) = D(DATA=P=4,
ı
Ī
                        CLK_UP=FF-ENBL)
1
          ANDR(B,C,CLB);
        ST[.K+4] = (..D3 AND .B) OR (.ST[.K+4] AND NOT .B);
        .03 = .ST[.K+4];
        FF=Q3(P=6) = D(DATA=P=7.
                        CLK_UP=FF-ENBL)
          ANDR(B,C,CLB);
        ST[.K+6] = (..D4 AND .B) OR (.ST[.K+6] AND NOT .B);
        .Q4 = .ST[.K+6];
1
        FF=Q4(P=9) = D(DATA=P=8.
                        CLK_UP=FF-ENBL)
•
          ANDR(B,C,CLB);
        ST[.K+8] = (..D5 AND .B) OR (.ST[.K+8] AND NOT .B);
        .05 = .ST[.K+8];
        FF=Q5(P=12) = D(DATA=P=13,
Ì.
                         CLK_UP=FF-ENBL)
          ANDR(B,C,CLB);
        ST[.K+10] = (..D6 AND .B) OR (.ST[.K+10] AND NOT .B);
        .06 = .ST[.K+10];
!
        FF=Q6(P=15) = D(DATA=P=14,
!
                         CLK_UP=FF-ENBL)
          ANDR(B,C,CLB);
        ST(.K+12) = (..D7 AND .B) OR (.ST(.K+12) AND NOT .B);
        .07 = .ST[.K+12];
!
        FF-Q7(P-16) = D(DATA=P-17,
                         CLK_UP=FF-ENBL)
          ANDR(B,C,CLB);
        ST[,K+14] = (..D8 AND .B) OR (,ST[,K+14] AND NOT .B);
        .08 = .ST[.K+14];
1
        FF=Q8(P=19) = D(DATA=P=18,
                         CLK_UP=FF-ENBL)
        END %( routine tc377 )%;
1
           END
                CHIP
```

END ELUDOM

```
MODULE T9407(language( %bliss36(bliss36) %bliss32(bliss32)),
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
        %( module t9407 )%
BEGIN
REQUIRE 'RTNEST.R32';
GLOBAL ROUTINE TC9407(EXN, 10, 11, 12, 13, EOXN, CLK, X0, X1, X2, X3, K,
       CON, O3N, D3N, O2N, D2N, O1N, D1N, O0N, D0N, E0O, CIN, J) :
            novalue =
       %( routine tc9407 )%
BEGIN
        CLOCK, TSEL, PSEL, 12B, S0, S1, S2, S3, Y0, Y1, Y2, Y3;
  OWN
         A,B,C,D,E,F,G,T,P0,P1,P2,P3,G0,G1,G2,G3,CI,X;
  OWN
  OWN
        CLB, CLR;
  MACRO A0=ST[.K]%,A1=ST[.K+1]%,A2=ST[.K+2]%,A3=ST[.K+3]%,
        B0=ST[.K+4]%,B1=ST[.K+5]%,B2=ST[.K+6]%,B3=ST[.K+7]%,
        K1=,K+8%,K2=,K+16%,K3=,K+24%;
   T = -1:
                    CHIP
                           DEFINITION
!
         TYPE:
                          9407
         FAMILY:
                          TIL
                          VCC = P-24,
                                          GND
                                                 P=12
         POWER:
                          MEMORY ADDRESS PROCESSOR.
         DESCRIPTION:
                          NONE
         UNUSED PINS:
         FUNCTIONS:
            INV(ST[.K],.I2);
            INV(A,ST(.K]);
            INV(B,A);
            BUF(OCN, EOXN);
!
                 G-OCN =
                            INV(P-6)
!
                 G-12B
                            NOT(P=4)
                            NOT(G-128)
                 G-SELA =
                 G-SELB =
                            INV(G-SELA)
            ANDR(C,AO,A);
            ANDR(D,BO,B);
                            AND(FF-AO, G-SELA)
 !
                  G-G1A
                            AND(FF-BO, G-SELB)
                  G-G1B
```

141

```
ORR(,Y1,E,OCN);
                GTS-Y1(P-8) = OR(G-G1A, G-G1B); DIS_LOW(G-OCN)
!
          ANDR(C,A1,A);
          ANDR(D,B1,P);
                G-G2A = AND(FF-A1, G-SELA)
!
                G-G2B = AND(FF-B1, G-SELB)
           ORR(E,C,D);
           ORR(.Y2,E,OCN);
                GTS=Y2(P=9) = OR(G=G2A, G=G2B); DIS_LOW(G=OCN)
!
        . ANDR(C,A2,A);
          ANDR(D, 82, 8);
                G=G3A = AND(FF=A2, G=SELA)
1
                G-G3B = AND(FF-B2, G-SELB)
           ORR(E,C,D);
           ORR(.Y3,E,OCN);
                 GTS=Y3(P=10) = OR(G=G3A, G=G3B);DIS\_LOW(G=OCN)
!
          ANDR(C,A3,A);
          ANDR(D, 83, 8);
                 G=G4A = AND(FF=A3, G=SELA)
                 G=G4B = AND(FF=B3, G=SELB)
!
           ORR(E,C,D);
           ORR(,Y4,E,OCN);
             - GTS=Y4(P=11) = OR(G=G4A, G=G4B);DIS\_LOW(G=OCN)
           12B = .ST(.K+32);
          NAND(A,.13,12B);
                 G-A = NAND(P-5, G-12B)
!
           NAND(B, A, . I1);
                 G=B = NAND(G=A, P=3)
!
           NAND(C,B,T);
                 G=C = NOT(G=B)
!
                                 NUR(CLOCK, F, EXN);
           F = NOT ..CLK;
                 G=CLOCK = OR(P=7, P=1)
 1
                                  nor(TSEL, f, C);
           F = NOT .CLUCK;
                 G-TSEL = UR(G-CLOCK, G-C)
 !
                                 NUR(PSEL, F, B);
           F = NOT .CLOCK;
                 G-PSEL = OR(G-CLOCK, G-B)
 !
           INV(A, 12B);
                 G=12B'=NOT(G=12B)
 !
           NOR(B, A, . I3);
```

TABLE 45 (CONT'D)

142

ORR(E,C,D);

```
!
                G=SY = AND(INV(G=128'), INV(P=5))
          NOR(A,12B,.13);
!
                G=SX = AND(INV(G=I2B), INV(P=5))
          ANDR(C,AO,A);
                G=AO = AND(FF=AO, G=SX)
!
          ANDR(D,BO,B);
!
                G-80 =
                         AND (FF-BO, G-SY)
          NOR(YO,C,D);
!
                G=Y0 =
                         NOR(G-A1, G-B1)
          ANDR(C,A1,A);
1
                G-A1 =
                         AND(FF-A1, G-SX)
          ANDR(D, 81, 8);
į
                G=B1 =
                         AND (FF-B1, G-SY)
          NOR(Y1,C,D);
!
                G-Y1 =
                         NOR(G-A2, G-B2)
          ANDR(C,A2,A);
!
                G-A2 =
                         AND(FF-A2, G-SX)
          ANDR(D,B2,B);
!
                G=B2 =
                         AND(FF-B2, G-SY)
          NOR(Y2,C,D);
                G-Y4 =
:
                         NOR(G=A3, G=B3)
          ANDR(C,A3,A);
                         AND(FF-A3, G-SX)
!
                G=A3 =
          ANDR(D, B3, B);
!
                G=83 =
                         AND(FF-B3, G-SY)
          NOR(Y3,C,D);
                G=Y3 = NOR(G=A4, G=B4)
1
1
          NAND(PO, .DON, YO); NOR(GO, .DON, YO);
!
                G=G0 =
                         NOR(P=21, G-Y0)
!
                G-P0 =
                         NAND(P-21, G-Y0)
          NAND(P1, .D1N, Y1); NOR(G1, .D1N, Y1);
ı
                G=G1 =
                         NOR(P=19, G=Y1)
                G=P1 = NAND(P=19, G=Y1)
          NAND(P2, .D2N, Y2); NOR(G2, .D2N, Y2);
!
                G-G2 =
                         NOR(P=17, G-Y2)
1
                G=P2 = NAND(P=17, G=Y2)
          NAND(P3, .D3N, Y3); NOR(G3, .D3N, Y3);
                G=G3 = NOR(P=15, G=Y3)
                G=P3 = NAND(P=15, G=Y3)
!
1
1
```

```
INV(CI,.CIN); INV(A,CI);
               G=CI = NOT(P=23)
               G-C1 =
                       NOT(G=CI)
                                               XURR(SO, G, A);
                       ANDR(G, F, PO);
         F = NOT .GO;
                        AND(INV(G=GO), G=PO)
               G=C2 =
1
                        XOR(G-C1, G-C2)
               G-S0 =
         BUF(A,GO); ANDR(B,PO,CI); NOR(C,A,B);
               G=D2 = AND(G=G0)
İ
               G=D1 = AND(G=P0, G=CI)
               G-D4 = NOR(G-D1, G-D2)
1
                                               XORR(S1, G, C);
         F = NOT .G1;
                        ANDR(G, F, P1);
               G=D3 = AND(INV(G=G1), G=P1)
1
               G=S1 = XOR(G=D3, G=D4)
1
          BUF(A,G1); ANDR(B,G0,P1);
          C = AND3(P1,P0,CI); NOR3(D,A,B,C);
                        AND (G-G1)
1
                G=E3
                        AND(G=GO, G=P1)
                G-E2 =
                        AND(G-P1, G-P0, G-C1)
                G=E1 =
1
                G=E5 =
                        NOR(G-E1, G-E2, G-E3)
!
                                                XORR(S2, G, D);
          F = NOT .G2;
                         ANDR(G, F, P2);
                         AND(INV(G-G2), G-P2)
                G-E4 =
1
                G=S2 = XOR(G=E4, G=E5)
1
          BUF(A,G2); ANDR(B,G1,P2);
          C = AND3(P2,P1,G0);
          AND4(D,P2,P1,P0,CI); NOR4(E,A,B,C,D);
                G=F4 = AND(G=G2)
Î
                G=F3 = AND(G=G1, G=P2)
1
                G=F2 = AND(G=P2, G+P1, G=G0)
ţ
                     = AND(P-P2, P-P1, P-P0, P-CI)
ţ
                G-F1
                G=F6 = NOR(G=F1, G=F2, G=F3, G=F4)
:
                                                XORR(S3, G, E);
                         ANDR(G, F, P3);
          F = NOT .G3;
                         AND(INV(G=G3), G=P3)
                G-F5 =
1
                         XOR(G=F5, G=F6)
!
                G-53
                         NAND(B,G2,P3);
          INV(A,G3);
                         INV(G-G3)
                G-H5 ≥
1
                G=H4=
                         NAND(G-G2, G-P3)
1
          NAND3(C,P3,P2,G1); NAND4(D,P3,P2,P1,G0);
                         NAND(G-P3, G-P2, G-G1)
                G=H3=
1
                         NAND(G-P3, G-P2, G-P1, G-G0)
                G-H2 =
!
          NAND5(E,P3,P2,P1,P0,CI);
                                    AND5(.CON,A,B,C,D,E);
                G=H1 = NAND(G=P3, G=P2, G=P1, G=P0, G=C1)
 !
                G=CO'(P=13) = AND(G=H1, G=H2, G=H3, G=H4, G=H5)
 •
 !
 1
           BUF (PCLB, PSEL);
                 G-CLB = AND(G-PSEL)
 !
```

AO = (NOT .SO AND .CLB) OR (.AO AND NOT .CLB);

```
ı
                FF-AO =
                                 D(DATA = G=S0,
                                    CLK_{\bullet}DOWN = G-PCLB
        A1 = (NOT .S1 AND .CLB) OR (.A1 AND NOT .CLB);
                                 D(DATA = G-S1,
                FF-A1
                         =
                                    CLK_DOWN = G-PCLB
        A2 = (NOT .S2 AND .CLB) OR (.A2 AND NOT .CLB);
1
                                  D(DATA = G-S2,
                FF-A2
                                    CLK_DOWN = G-PCLB)
        A3 = (NOT .S3 AND .CLB) OR (.A3 AND NOT .CLB);
                FF=A3
                                 D(DATA = G-S3,
                                    CLK_DOWN = G + PCLB)
          BUF(CLB, TSEL);
1
                G=TCLB = AND(G=TSEL)
        BO = (NOT .SO AND .CLB) OR (.BO AND NOT .CLB);
1
                FF-BO
                                  D(DATA = G=S0,
                                    CLK_DOWN = G-TCLB)
1
        B1 = (NOT .S1 AND .CLB) OR (.B1 AND NOT .CLB); -
1
                FF-81
                                  DIDATA = G-S1,
ı
                                    CLK_DOWN = G-TCLB
        B2 = (NOT .S2 AND .CLB) OR (.B2 AND NOT .CLB);
1
                FF-B2
                                  D(DATA = G-S2,
                                    CLK_DOWN = G-TCLB
        B3 = (NOT .S3 AND .CLB) OR (.B3 AND NOT .CLB);
                FF-B3
                                  D(DATA = G-S3,
                                    CLK_DOWN = G-TCLB)
          BUF(CLB,CLOCK);
Ţ
                G-OCLB = AND(CLUCK)
        ST[K3] = (.SO AND .CLB) OR (.ST[K3] AND NOT .CLB);
        .OON = .ST[K3];
!
                FF=00(;P=20) = D(DATA = G=50,
1
                                CLK_DOWN = G-OCLB
        ST[K3+2] = (.S1 AND .CLB) OR (.ST[K3+2] AND NOT .CLB);
        .01N = .ST(K3+2);
                FF=01(;P=18) = D(DATA = G=S1,
                                 CLK_DOWN = G-OCLB
```

ST[K3+4] = (.S2 AND .CLB) OR (.ST[K3+4] AND NOT .CLB); .O2N = .ST[K3+4];

FF=02(;P=16) = D(DATA = G=S2, CLK_DOWN = G=OCLB)

ST[K3+6] = (.S3 AND .CLB) OR (.ST[K3+6] AND NOT .CLB); .O3N = .ST[K3+6];

FF=03(;P=14) = D(DATA = G=S3, $CLK_DOWN = G=OCLB)$

S END CHIP \$

!

END % (ROUTINE TC9407)%; END % (MODULE T9407)% ELUDOM MODULE T2901A(language (%bliss36(bliss36)
%bliss32(bliss32)),
addressing_mode(external = long_relative,
nonexternal = long_relative)) =

require 'RTNEST.R32';

GLOBAL ROUTINE TC2901A(A3,A2,A1,A0,16,I8,I7,RAM3, RAM0,J,FEO,I0,I1,I2,CP,U3,B0,B1,b2,B3,Q0, D3,D2,D1,D0,I3,I5,I4,CN,K,F3P,GBAR,CN4, UVR,PBAR,Y0,Y1,Y2,Y3,CLBAR) : novalue = BEGIN REQUIRE *BINDM.R32*;

! FOUR BIT SLICE MICROPROCESSOR, THE INPUTS ARE IN PIN ORDER

! WITH J AND K FOR VCC AND GND. THE VARIABLE NAMES

! FOR THE LOCAL VARIABLES CORESPOND TO THE MARKINGS ON

! THE AMD SCHEMATIC DIAGRAM WITH A SUFFIX OF B INDICATING

! AN INVERSION.

BEGIN

own IOB, I1B, I2B, I2BB, ID, ROB, SOB, R1B, S1B, R2B, S2B, R3B, S3B, CR, CS, FC, INH, PO, GO, P1, G1, P2, G2, P3, G3, CARO, CAR1, CAR2, CAR3, F0, F1, F2, F3, TEMP, A, B, RE, SF, I6B, I7B, I6BB, CLBB, SFB, CE;

own AO : vector(4),
BO : vector(4);

LOCAL

AMULT: vector[16];

LOCAL

IA, IAB, IB, IBB, IC, ICB, IDD, IDB;

s CHIP DEFINITION S

TYPE: AM_2901_A

FAMILY: TIL

POWER: VCC = P-10, GND = P-30

DESCRIPTION: BIPOLAR MICROCONTROLER.

UNUSED PINS: NONE

FUNCTIONS:

!

!

ļ

I CLOCK LOGIC

```
INV(CLB,,CP); INV(CLBB,CLB);
                G-CLB = NOT(P-15)
                G-CLBB = NOT(G-CLB)
   ! READ HAM OUTPUTS AND SET INPUT FOR LATCHES
        INV(IAB, .AO); INV(IA, IAB);
                G-IAB1 = NOT(P-4)
                G=IA1 = INV(G=IAB1)
        INV(IBB,.A1); INV(IB,IBB);
                G=IBB1 = NOT(P=3)
                G=IB1 = INV(G=IBB1)
        INV(ICB, A2); INV(IC, ICB);
                G-ICB1 = NOT(P-2)
1
                G-IC1 = INV(G-ICB1)
        INV(IDB,.A3); INV(IDD,IDB);
                G-IDB1 = NGT(P-1)
!
                G=IDD1 = INV(G=IDB1)
        AND4(AMULT, IAB, IRB, ICB, IDB);
                G=AMULTO = AND(G=IAB1, G=IBB1, G=ICB1, G=IDB1)
!
        AND4((AMULT+1*%upval),IA,188,IC8,IDB);
                           = AND(G-IA1, G-IBB1, G-ICB1, G-IDB1)
                G-AMULT1
1
        AND4((AMULT+2*%upval), IAB, IB, ICB, IDB);
                G=AMULT2 = AND(G=IAB1, G=IB1, G=ICB1, G=IDB1)
!
        AND4((AMULT+3*%upval),IA,IB,ICB,IDB);
                G=AMULT3 = AND(G=IA1, G=IB1 G=ICB1, G=IDB1)
1
        AND4((AMULT+4*%upval),IAH,IBH,IC,IDH);
                          = AND(G-IAB1, G-IBB1, G-IC1, G-IDB1)
                G-AMULT4
1
        AND4((AMULT+5*%upval), IA, IBB, IC, IDB);
                          = AND(G-IA1, G-IBB1, G-IC1, G-IDB1)
1
        AND4((AMULT+6*%upval), IAB, IB, IC, IDB);
                            = AND(G-IAB1, G-IB1, G-IC1, G-IDB1)
!
                 G-AMULT6
        AND4((AMULT+7*%upval), IA, IB, IC, IDB);
                           = AND(G-IA1, G-IB1, G-IC1, G-IDB1)
                 G-AMULT7
!
        AND4((AMULT+8*%upval), IAB, IBB, ICB, IDD);
                           = AND(G=IAB1, G=IBB1, G=ICB1, G=IDD1)
                 G-AMULT8
!
        AND4((AMULT+9*%upval),IA, IBB, 1CB, IDD);
                 G-AMULT9 = AND(G-IA1, G-IBB1, G-ICB1, G-IDD1)
1
        AND4((AMULT+10*%upval), IAb, IB, ICB, IDD);
                 G=AMULT10 = AND(G=IAB1, G=IB1, G=ICB1, G=IDD1)
!
         AND4((AMULT+11*%upval), IA, IB, ICB, IDD);
                 G-AMULT11 = AND(G-IA1, G-IB1, G-ICB1, G-IDD1)
```

148

TABLE 46

```
AND4((AMULT+12*%upval), IAB, IBB, IC, IDD);
!
                G=AMULT12 = AND(G=IAB1, G=IBB1, G=IC1, G=IDD1)
        AND4((AMULT+13*%upval), IA, IBB, IC, IDD);
                G-AMULT13 = AND(G-IA1, G-IBB1, G-IC1, G-IDD1)
1
        AND4((AMULT+14*%upval), IAB, IB, IC, IDD);
                G-AMULT14 = AND(G-IAB1, G-IB1, G-IC1, G-IDD1)
        AND4((AMULT+15*%upval), IA, IB, IC, IDD);
                G=AMULT15 = AND(G=IA1, G=IB1, G=IC1, G=IDD1)
        INV(IAB, .BO); INV(IA, IAB);
                G-IAB2 = NOT(P-17)
                G=IA2 = INV(G=IAB2)
        INV(IBB, .B1); INV(IB, IBB);
                G=IBB2 = NOT(P-18)
                G-IB2 = INV(G-IBB2)
        INV(ICB,.82); INV(IC,ICB);
                G=ICB2 = NOT(P=19)
                G=IC2 = INV(G=ICB2)
        INV(IDB,.83); INV(IDU,IDB);
                G=IDB2 = NOT(P=20)
                G=IDD2 = INV(G=IDB2)
        AND4(BMULT, IAB, IBB, ICB, IDB);
ĭ
                G-BMULTO
                            = AND(G-IAB2, G-IBB2, G-ICB2, G-IDB2)
        AND4((BMULT+1*%upval), IA, 188, 1C8, IDB);
                G-BMULT1
                             = AND(G=IA2, G=IBB2, G=ICB2, G=IDB2)
ı
        AND4((BMULT+2*%upval),IAB,Ib,1CB,IDB);
                            = AND(G-IAB2, G-IB2, G-ICB2, G-IDB2)
:
                G-BMULT2
        AND4((BMULT+3*%upval),IA,IB,ICB,IDB);
                            = AND(G-IA2, G-IB2, G-ICB2, G-IDB2)
I
        AND4((BMULT+4*%upval), [Ab, IBB, [C, IDB);
                             = AND(G=IAB2, G=IBB2, G=IC2, G=IDB2)
Ī
                G-BMULT4
        AND4((BMULT+5*%upval), IA, IBB, IC, IDB);
                             = AND(G-IA2, G-IBB2, G-IC2, G-IDB2)
                G-BMULTS
        AND4((BMULT+6*%upval), IAB, IB, IC, IDB);
                             = AND(G=IAB2, G=IB2, G=IC2, G=IDB2)
!
                G-BMULT6
        AND4((BMULT+7*%upval),IA,IB,IC,IDB);
į
                             = AND(G=IA2, G=IB2, G=IC2, G=IDB2)
                 G-BMULT7
        AND4((BMULT+8*%upval), [AB, IBB, ICB, IDD);
                 G=BMULT8 = AWD(G=IAB2, G=IBB2, G=ICB2, G=IDD2)
Į
        AND4((BMULT+9*%upval), IA, IBB, ICB, IDD);
                             = AND(G-IA2, G-IBB2, G-ICB2, G-IDD2)
                 G-BHULT9
        AND4((BMULT+10*%upval), IAB, IB, ICB, IDD);
                                                               149
```

ABLE 46 (CONTIN)

```
= AND(G-IAB2, G-IB2, G-ICB2, G-IDD2)
                G-BMULT10
1
        AND4((BMULT+11*%upval), IA, IB, ICB, IDD);
                           = AND(G-IA2, G-IB2, G-ICB2, G-IDD2)
                G-BHULT11
1
        AND4((BMULT+12*%upval), IAB, IBB, IC, IDD);
                          = AND(G=IAB2, G=IBB2, G=IC2, G=IDD2)
                G-BMULT12
        AND4((BMULT+13*%upval), IA, IBB, IC, IDD);
                           = AND(G-IA2, G-IBB2, G-IC2, G-IDD2)
                G-BMULT13
        AND4((BMULT+14*%upval), IAB, IB, IC, IDD);
                G-BMULT14 = AND(G-IAB2, G-IB2, G-IC2, G-IDD2)
1
        AND4((BMULT+15*%upval), IA, IB, IC, IDD);
                G=BMULT15 = AND(G=IA2, G=IB2, G=IC2, G=IDD2)
ļ
į
!
I
     ANDF((AMULT), (RMO));
AC =
        G-AQO = AND(FF-RMUO); DIS_HIGH(G-AMULTO)
AU = .AU OR ANDF((AHULT+4), (RMC+4));
        G+AOO = AND(FF+RMO1); DIS_HIGH(G+AMULT1)
AO = .AO OR ANDF((AMULT+8), (RMO+8));
        G-ADO = AND(FF-RMO2); DIS_HIGH(G-AMULT2)
AO = .AO OR ANDF((AMULT+12), (RMO+12));
        G-AOO = AND(FF-RMU3); DIS_HIGH(G-AMULT3)
AO = .AO OR ANDF((AMULT+16), (RMU+16));
        G=AOO = AND(FF=RMO4); DIS_HIGH(G=AMULT4)
AO = .AO OR ANDF((AMULT+20), (RMO+20));
       G-AOO = AND(FF-RMO5); DLS_HIGH(G-AMULT5)
AO = .AO UR ANDF((AMULT+24), (RMU+24));
         G=AOO = AND(FF=RMU6); DIS_HIGH(G=AMULT6)
 AO = .AO OR ANDF((AMULT+28), (RMU+28));
         G=AOO = AND(FF=RMU7); DIS_HIGH(G=AMULT7)
```

```
AO = AO OR ANDF((AMULT+32), (RMO+32));
G-AOO = AND(FF-RMOB); DIS_HIGH(G-AMULTB)
AO = .AO OR ANDF((AMULT+36), (RMO+36));
      G-AQO = AND(FF-RMO9); DIS_HIGH(G-AMULT9)
AO = .AO UR ANDF((AMULT+40), (RMO+40));
      G-AOO = AND(FF-RMO10); DIS_HIGH(G-AMULT10)
AU = .AU OR ANDF((AMULT+44), (RMU+44));
      G-AUO = AND(FF-RMU11); DIS_HIGH(G-AMULT11)
AO = .AO UR ANDF((AMULT+48), (RMU+48));
  G-ADO = AND(FF-RMO12); D1S_HIGH(G-AMULT12)
AO = .AO \cup R ANDF((AMULT+52), (RMO+52));
      G=AOO = AND(FF=RMO13); DIS_HIGH(G=AMULT13)
AO = AO UR ANDF((AMULT+56), (RMU+56));
AO = .AO OR ANDF((AMULT+60), (RMO+60));
      G=AOO = AND(FF=RMO15); DIS_HIGH(G=AMULT15)
A\dot{U}+4 = ANDF((AMULT), (RMO+64));
      G-AO1 = AND(FF-RMO16); DIS_HIGH(G-AMULTO)
AO+4 = .(AO+4) OR ANDF((AMULT+4), (RMG+68));
G-AO1 = AND(FF-RMO17); DIS_HIGH(G-AMULTI)
AO+4 = .(AO+4) OR ANDF((AMULT+8), (RMC+72));
      G=AO1 = AND(FF=RMO18); DIS_HIGH(G=AMULT2)
AO+4 = .(AO+4) OR ANDF((AMULT+12), (RMO+76));
      G-AU1 = AND(FF-RMU19); DIS_HIGH(G-AMULT3)
```

```
AO+4 = (AO+4) OR ANDF((AMULT+16), (RMO+80));
      G=A01 = AND(FF=RM020); DIS_HIGH(G=AMULT4)
AO+4 = .(AO+4) OR ANDF((AMULT+20), (RMO+84));
      G-AO1 = AND(FF=RMO21); D1S_HIGH(G=AMULT5)
AO+4 = .(AO+4) OR ANDF((AMULT+24), (RMO+88));
: G=AO1 = AND(FF=RMO22); DIS_HIGH(G=AMULT6)
AO+4 = (AO+4) OR ANDF((AMULT+28), (RMO+92));
       G=AO1 = AND(FF=RMO23); DIS_HIGH(G=AMULT7)
AO+4 = .(AO+4) OR ANDF((AMULT+32), (RMO+96));
       G-AO1 = AND(FF-RMO24); DIS_HIGH(G-AMULT8)
AO+4 = (AO+4) OR ANDF((AMULT+36), (RMO+100));
       G=AO1 = AND(FF=RMO25); DIS=HIGH(G=AMULT9)
AO+4 = .(AO+4) OR ANDF((AMULT+40), (RMO+104));
       G=AO1 = AND(FF=RMO26); DIS_HIGH(G=AMULT10)
AO+4 = (AO+4) OR ANDF((AMULT+44), (RMO+108));
       G=AO1 = AND(FF=RMO27); DIS_HIGH(G=AHULT11)
AO+4 = .(AO+4) OR ANDF((AMULT+48), (RMO+112));
       G=AO1 = AND(FF=RMO28); DIS_HIGH(G=AMULT12)
AU+4 = .(AO+4) OR ANDF((AMULT+52), (RMO+116));
        G-AU1 = AND(FF-RM029); DIS_HIGH(G-AMULT13)
AO+4 = .(AO+4) OR ANDF((AMULT+56), (RMO+120));
     G-AO1 = AND(FF-RMO30); DIS_HIGH(G-AMULT14)
AU+4 = (AU+4) OR ANDF((AMULT+60), (RMO+124));
        G=A01 = AND(FF=RM031); DIS_HIGH(G=AMULT15)
```

```
AO+8 = ANDF((AMULT), (RMG+128));
      G=AO2 = AND(FF=RMOJ2); DIS_HIGH(G=AMULTO)
AO+8 = (AO+8) OR ANDF((AMULT+4), (RMO+132));
      G=AO2 = AND(FF=RMO33); DIS_HIGH(G=AMULT1)
AO+8 = .(AO+8) OR ANDF((AMULT+8), (RMG+136));
      G=AO2 = AND(FF=RMO34); DIS_HIGH(G=AMULT2)
AO+8 = .(AO+8) UR ANDF((AMULT+12), (RMO+140));
      G-AU2 = AND(FF-RMO35); DIS_HIGH(G-AMULT3)
AO+8 = .(AO+8) OR ANDF((AMULT+16), (RMO+144));
   G-AO2 = AND(FF-RMO36); DIS_HIGH(G-AMULT4)
AU+8 = .(AU+8) OR ANDF((AMULT+20), (RMU+148));
      G-AU2 = AND(FF-RMO37); DIS_HIGH(G-AMULT5)
AO+8 = .(AO+8) OR ANDF((AMULT+24), (RMO+152));
      G-AO2 = AND(FF-RMO38); DIS_HIGH(G-AMULT6)
AU+8 = .(AU+8) OR ANDF((AMULT+28), (RMO+156));
   G-AO2 = AND(FF-RMU39); DIS_HIGH(G-AMULT7)
AO+8 = (AO+8) OR ANDF((AMULT+32), (RMO+160));
       G-AD2 = AND(FF+RMO40); DIS_HIGH(G-AMULT8)
AO+8 = .(AO+8) OR ANDF((AMULT+36), (RMO+164));
       G-AO2 = AND(FF-RMO41); DIS_HIGH(G-AMULT9)
AO+B = .(AO+8) OR ANDF((AMULT+40), (RMO+168));
       G=AO2 = AND(FF=RMO42); DIS_HIGH(G=AMULT10)
AO+8 = (AO+8) OR ANDF((AMULT+44), (RMO+172));
       G=AO2 = AND(FF=RMO43); DIS_HIGH(G=AMULT11)
```

AO+8 = .(AO+8) OR ANDF((AMULT+48), (RMO+176));

```
G-AO2 = AND(FF-RMO44); DIS_HIGH(G-AMULT12)
AQ+8 = .(AQ+8) OR ANDF((AMULT+52), (RMO+180));
       G=AO2 = AND(FF=RMO45); DIS_HIGH(G=AMULT13)
AO+8 = .(AO+8) OR ANDF((AMULT+56), (RMO+184));
      G-AOZ = AND(FF-RMO46); DIS_HIGH(G-AMULT14)
AO+8 = .(AO+8) OR ANDF((AMULT+60), (RMO+188));
! G=AO2 = AND(FF=RMO47); DIS=HIGH(G=AMULT15)
AO+12 = ANDF((AMULT), (RMO+192));
       G=AO3 = AND(FF=RMO48); DIS_HIGH(G=AMULTO)
AQ+12 = .(AO+12) OR ANDF((AMULT+4), (RMO+196));
 g=A03 = AND(FF=RM049); DIS_HIGH(G=AMULT1)
AU+12 = .(AO+12) OR ANDF((AMULT+8), (RMO+200));
       G-AQ3 = AND(FF-RMO50); DIS_HIGH(G-AMULT2)
 AO+12 = .(AO+12) OR ANDF((AMULT+12), (RMO+204));
 g=AO3 = AND(FF=RMO51); DIS_HIGH(G=AMULT3)
 AO+12 = .(AO+12) OR ANDF((AMULT+16), (RMO+208));
       G=AO3 = AND(FF=RMO52); DIS_HIGH(G=AMULT4)
 AO+12 = .(AO+12) OR ANDF((AMULT+20), (RMO+212));
        G=AO3 = AND(FF=RMO53); DIS_HIGH(G=AMULT5)
 AO+12 = (AO+12) OR ANDF((AMULT+24), (RMO+216));
    G=AO3 = AND(FF=RMO54); DIS_HIGH(G=AMULT6)
 AO+12 = .(AO+12) OR ANDF((AMULT+28), (RMO+220));
       G-AO3 = AND(FF-RMU55); DIS_HIGH(G-AMULT7)
 AO+12 = .(AO+12) OR ANDF((AMULT+32), (RMU+224));
    G=AU3 = AND(FF=RMU56); DIS_HIGH(G=AMULT8)
```

```
AO+12 = ,(AO+12) OR ANDF((AMULT+36), (RMO+228));
G=AO3 = AND(FF=RMU57); DIS_HIGH(G=AMULT9)
AO+12 = (AO+12) OR ANDF((AMULT+40), (RMO+232));
AO+12 = (AO+12) OR ANDF((AMULT+44), (RMO+236));
     G-AO3 = AND(FF-RMO59); DIS_HIGH(G-AMULT11)
AO+12 = ,(AO+12) OR ANDF((AMULT+48), (RMO+240));
 G-AO3 = AND(FF-RMO60); DIS_HIGH(G-AMULT12) 
AO+12 = .(AO+12) OR ANDF((AMULT+52), (RMO+244));
! G=AO3 = AND(FF=RMO61); DIS_HIGH(G=AMULT13)
AO+12 = .(AO+12) OR ANDF((AMULT+56), (RMO+248));
AO+12 = (AO+12) OR ANDF((AMULT+60), (RAU+252));
! G=Au3 = AnD(FF=RMO63); DIS\_HIGH(G=AMULT15)
BO = ANDF((BMULT), (RMO));
      G=BOO = AND(FF=RMOO); DIS_HIGH(G=BMULTO)
BO = .BO OR ANDF((BMULT+4), (RMO+4));
! G-BOO = AND(FF-RMO1); DIS_HIGH(G-BMULT1)
BO = .BO OR ANDF((BMULT+8), (RMO+8));
   G=BOO = AND(FF=RMU2); DIS_HIGH(G=BMULT2)
BO = .BO OR ANDF((BMULT+12), (RMO+12));
      G=BOO = AND(FF=RMO3); DIS_HIGH(G=BMULT3)
BO = .BO OR ANDF((BMULT+16), (RMO+16));
! G=BOO = AND(FF=RMO4); DIS_HIGH(G=BMULT4)
```

```
BO = .BO OR ANDF((BMULT+20), (RMO+20));
      G=BOO = AND(FF=RMO5); DIS_HIGH(G=BMULT5)
BO = .BO OR ANDF((BMULT+24), (RMO+24));
    G=BOO = AND(FF=RMU6); DIS_HIGH(G=BMULT6)
BO = BO OR ANDF((BMULT+28), (RMU+28));
      G=BOO = AND(FF=RMU7); DIS_HIGH(G=BMULT7)
BO = .BO OR ANDF((BMULT+32), (RMO+32));
    G=BOO = AND(FF=RMOB); DIS_HIGH(G=BMOLTB)
BO = .BO OR ANDF((BMULT+36), (RMU+36));
       G=BOO = AND(FF=RMO9); DIS_HIGH(G=BMOLT9)
BO = .BU OR ANDF((BMULT+40), (RMU+40));
     G=BOO = AND(FF=RMO10); DIS_HIGH(G=BMULT10)
BO = .80 OR ANDF((BMULT+44), (RMO+44));
       G=BUO = AND(FF=RMU11); DIS_HIGH(G=BMULT11)
BQ = .BO OR ANDF((BMULT+48), (RMO+48));
    G=BOO = AND(FF=RMU12); DIS_HIGH(G=BMULT12)
BO = .BO OR ANDF((BMULT+52), (RMO+52));
       G=800 = AND(FF=RM013); DIS_HIGH(G=BMULT13)
BO = BO UR ANDF((BMULT+56), (RMU+56));
        G-BOO = AND(FF-RM014); DIS_HIGH(G-BMULT14)
BO = _{\bullet}BO UR ANDF((BMULT+60), (RMU+60));
       G-BOO = AND(FF-RM015); DIS_HIGH(G-BMULT15)
 BO+4 = ANDF((BMULT), (RMO+64));
        G-BO1 = AND(FF-RMC16); DIS_HIGH(G-BMULTO)
 BO+4 = .(BO+4) OR ANDF((BMULT+4), (RMO+68));
```

```
G=BO1 = AND(FF=RMO17); DIS_HIGH(G=BMULT1)
1
BO+4 = .(BO+4) OR ANDF((BMULT+8), (RMO+72));
      G=BO1 = AND(FF=RMO18); DIS_HIGH(G=BMULT2)
BO+4 = .(BO+4) OR ANDF((BMULT+12), (RMO+76));
      G=BO1 = AND(FF=RMO19); DIS_HIGH(G=BMULT3)
BO+4 = .(BO+4) OR ANDF((BMULT+16), (RMO+80));
      G=BO1 = AND(FF=RMO20); DIS_HIGH(G=BMULT4)
BO+4 = .(BO+4) OR ANDF((BMULT+20), (RMO+84));
       G=BO1 = AND(FF=RMO21); DIS_HIGH(G=BMULT5)
BO+4 = .(BO+4) UR ANDF((BMULT+24), (RMO+88));
      G=BO1 = AND(FF=RMO22); DIS_HIGH(G=BMULT6)
BO+4 = .(BO+4) OR ANDF((BMULT+28), (RMO+92));
! G=BO1 = AND(FF=RMU23); DIS_HIGH(G=BMULT7)
BO+4 = .(BO+4) OR ANDF((BMULT+32), (RMO+96));
      G=BO1 = AND(FF=RMO24); DIS_HIGH(G=BMULT8)
BO+4 = .(BO+4) OR ANDF((BMULT+36), (RMO+100));
G=BO1 = AND(FF=RMO25); DIS_HIGH(G=BMULT9)
BO+4 = .(BO+4) OR ANDF((BMULT+40), (RMO+104));
       G=BO1 = AND(FF=RMO26); DIS_HIGH(G=BMULT10)
BO+4 = .(BO+4) OR ANDF((BMULT+44), (RMO+108));
       G=BO1 = AND(FF=RMO27); DIS_HIGH(G=HMULT11)
BU+4 = (BO+4) OR ANDF((BMULT+48), (RMO+112));
   G-BU1 = AND(FF-RMU28); DIS_HIGH(G-BMULT12)
BU+4 = (BU+4) OR ANDF((BMULT+52), (RMU+116));
       G=BO1 = AND(FF=RMO29); DIS_HIGH(G=BMULT13)
```

TABLE 46

(CONT'D)

```
BO+4 = (BO+4) OR ANDF((BMULT+56), (RMO+120));
       G=BO1 = AND(FF=RMO30); DIS_HIGH(G=BMULT14)
BO+4 = .(BO+4) OR ANDF((BMULT+60), (RMO+124));
       G=BO1 = AND(FF=RMO31); DIS_HIGH(G=BMULT15)
BO+8 = ANDF((BMULT), (RMO+128));
        G-BO2 = AND(FF-RMO32); DIS_HIGH(G-BMULTO)
BO+8 = .(BO+8) OR ANDF((BMULT+4), (RMO+132));
       G=BO2 = AND(FF=RMO33); DIS_HIGH(G=BMULT1)
BO+8 = (BO+8) OR ANDF((BMULT+8), (RMO+136));
       G=BU2 = AND(FF=RMO34); DIS_HIGH(G=BMULT2)
B\hat{U}+\hat{B}=.(B\hat{U}+\hat{B}) OR ANDF((BMULT+12), (RMO+140));
       G=BO2 = AND(FF=RMO35); DIS_HIGH(G=BMULT3)
BO+8 = .(BO+8) OR ANDF((BMULT+16), (RMO+144));
        G-BO2 = AND(FF-RMO36); DIS_HIGH(G-BMULT4)
BU+8 = (BO+8) OR ANDF((BMULT+20), (RMO+148));
        G=BO2 = AND(FF=RMO37); DIS_HIGH(G=BMULT5)
BO+8 = (BO+8) OR ANDF((BMULT+24), (RMO+152));
        G-BU2 = AND(FF-RMO38); DIS_HIGH(G-BMULT6)
BO+8 = .(BO+8) OR ANDF((BMULT+28), (RMO+156));
       G-BO2 = AND(FF-RMO39); DIS_HIGH(G-BMULT7)
BO+8 = .(BO+8) OR ANDF((BMULT+32), (RMO+160));
       G-BU2 = AND(FF-RM040); DIS_HIGH(G-BMULT8)
 BO+8 = (BO+8) OR ANDF((BMULT+36), (RMO+164));
        G-BU2 = AND(FF-RMU41); DIS_HIGH(G-BMULT9)
                     TABLE 46 (CONT'D)
```

```
BO+8 = .(BO+8) OR ANDF((BMULT+40), (RMO+168));
      G=BO2 = AND(FF=RMO42); DIS_HIGH(G=BMULT10)
BU+8 = (BO+8) OR ANDF((BMULT+44), (RMO+172));
      G-BU2 = AND(FF-RM043); DIS_HIGH(G-BMULT11)
BO+8 = .(6O+8) OR ANDF((BMULT+48), (RMO+176));
G=BO2 = AND(FF=RMO44); DIS_HIGH(G=BMULT12)
BO+8 = (BO+8) OR ANDF((BMULT+52), (RMO+180));
! G=BO2 = AND(FF=RMO45); DIS_HIGH(G=BMULT13)
BO+8 = .(BO+8) OR ANDF((BMULT+56), (RMO+184));
      G=BO2 = AND(FF=RMO46); DIS_HIGH(G=BMULT14)
BO+8 = (BO+8) OR ANDF((BMULT+60), (RMO+188));
BO+12 = ANDF((BMULT), (RMU+192));
    G=BO3 = AND(FF=RMU48); DIS_HIGH(G=BMULTO)
BO+12 = .(BO+12) OR ANDF((BMULT+4), (RMO+196));
G=BO3 = AND(FF=RMO49); DIS_HIGH(G=BMULT1)
BO+12 = (BO+12) OR ANDF((BMULT+8), (RMO+200));
 G=BO3 = AND(FF=RMO50); DIS_HIGH(G=BMULT2)
BO+12 = (BO+12) OR ANDF((BMULT+12), (RMO+204));
   G=BO3 = AND(FF=RMO51); DIS_HIGH(G=BMULT3)
BO+12 = .(BO+12) OR ANDF((BMULT+16), (RMU+208));
  G=BO3 = AND(FF=RMO52); DIS_HIGH(G=BMULT4)
 80+12 = .(80+12) OR ANDF((BMULT+20), (RMO+212));
       G=BO3 = AND(FF=RMO53); DIS_HIGH(G=BMULT5)
```

```
80+12 = (80+12) \text{ OR ANDF}((BMULT+24), (RMO+216));
                G=BO3 = AND(FF=RMO54); DIS_HIGH(G=BMULT6)
         BO+12 = .(BO+12) OR ANDF((BMULT+28), (RMO+220));
         G=BO3 = AND(FF=RMO55); DIS_HIGH(G=BMULT7)
         BO+12 = .(BO+12) OR ANDF((BMULI+32), (RMO+224));
                 G=BO3. = AND(FF=RMO56); DIS_HIGH(G=BMULT8)
         BO+12 = (BO+12) OR ANDF((BMULI+36), (RMU+228));
              G=BO3 = AND(FF=RMO57); DIS_HIGH(G=BMULT9)
          BO+12 = .(BO+12) OR ANDF((BMULT+40), (RMO+232));
                 G=BO3 = AND(FF=RMO58); DIS_HIGH(G=BMULT10)
          BO+12 = .(BO+12) OR ANDF((BMULI+44), (RMU+236));
             G=BU3 = AND(FF=RMU59); DIS_HIGH(G=BMULT11)
          80+12 = .(80+12) \text{ OR ANDF((BMULT+48), (RMO+240));}
                 G=BO3 = AND(FF=RMO60); D1S=HIGH(G=BMULT12)
          BO+12 = .(BO+12) OR ANDF((BMULT+52), (RMO+244));
             G=BO3 = AND(FF=RMD61); DIS_HIGH(G=BMULT13)
          BO+12 = (BO+12) OR ANDF((BMULT+56), (RMO+248));
                 G=BO3 = AND(FF=RMO62); DIS_HIGH(G=BMULT14)
          BO+12 = .(BO+12) OR ANDF((BMULT+60), (RMU+252));
                  G-BO3 = AND(FF-RMO63); DIS_HIGH(G-BMULT15)
               ! OUTPUT LATCHES FROM RAM SUBROUTINE
                  AOL = (.AO[0] AND .CLBB) OR (.AOL AND NOT .CLBB);
                  INV(AUB, AOL);
                          G=LAO = AND(G=AOO, G=CLBB)
          !
                          G=LBO = AND(G=AOL, NUT(G=CLBB))
                          G-AOL = OR(G-LAO, G-LEO)
                                                                     160
LE 46 (CONT'D)
```

```
G-AUB = INV(G-AUL)
        A1L = (.A0[1] AND .CLBB) OR (.A1L AND NOT .CLBB);
        INV(A1B, A1L);
!
                G-LA1 = AND(G-AU1, G-CLBB)
                G-LB1 = AND(G-A1L, NOT(G-CLBB))
!
                G-A1L = UR(G-LA1, G-LB1)
                G=A1B = INV(G=A1L)
:
        A2L = (AO[2] AND CLBB) OR (A2L AND NOT CLBB);
        INV(A2B, A2L);
                G=LA2 = AND(G=AO2, G=CLBB)
!
!
                G=LB2 = AND(G=A2L, NOT(G=CLbB))
! .
                G=A2L = OR(G=LA2, G=LB2)
                G-A2B = INV(G-A2L)
        A3L = (.A0[3] AND .CLBB) UR (.A3L AND NOT .CLBB);
        INV(A3B, A3L);
!
                G-LA3 = AND(G-AO3, G-CLBB)
                G=LB3 = AND(G=A3L, NOT(G=CLBB))
                G=A3L = GR(G=LA3, G=LB3)
                G=A3B = INV(G=A3L)
!
        BOL = (.BO[O] AND .CLBB) UR (.BOL AND NOT .CLBB);
                G=LAO = AND(G=BOO, G=CLBB)
!
                G-LBO = AND(G-BOL, NOI(G-CLBB))
1
                G-BOL = OR(G-LAO, G-LBO)
        B1L = (.80[1] AND .CLBB) OR (.81L AND NOT .CLBB);
!
                G-LA1 = AND(G-BO1, G-CLBB)
                G-LB1 = AND(G-B1L, NOT(G-CLBB))
!
                G-B1L = OR(G-LA1, G-LB1)
1
        B2L = (.BU[2] AND .CLBB) OR (.B2L AND NUT .CLBB);
                G-LA2 = AND(G-BU2, G-CLBB)
1
                G=LB2 = AND(G=B2L, NOT(G=CLBB))
!
                G=B2L = OR(G=LA2, G=LB2)
!
        B3L = (.B0[3] AND .CLBB) OR (.B3L AND NOT .CLBB);
                G-LA3 = AND(G-BO3, G-CLBB)
                G-LB3 = AND(G-B3L, NOT(G-CLBB))
                G=B3L = OR(G=LA3, G=LB3)
```

```
! ALU INPUT MUX - SELECT SOURCES R AND S - CONTROL LOGIC
                   INV(IOB, .10); INV(I1B, .11); INV(I2B, .12);
                            G=IOB = NOT(P=12)
           !
                            G=I1B = NOT(P=13)
                            G=I2B = NOT(P=14)
           1
                   INV(12BB, 12B); NAND(1D, 10B, 11B);
                            G=12BB = NOT(G=12b)
           1
                            G=ID = NAND(G=IOB, G=I1B)
                        ! MUX LOGIC - ALU INPUT MUX
                   ROB = (NOT(AND3(I2B, I1B, AOL) UR AND3(ID, I2BB, .DO)));
                            G=AROL = AND(G=12B, G=11B, G=AOL)
                            G=AROR = AND(G=ID, G=I2BB, P=25)
                            G-ROB = NUR(G-AROL, G-AROR)
                                    B = NANDF(12BB, I1B);
                    A = NOT .IOB;
                    50B = (NOT(AND3(I2BB, I1B, AOL) OR AND3(A, I2B, BOL)
                            OR AND3(B, 10B, QOL)));
                            G-ASOL = AND(G-12BB, G-11B, G-AOL)
                            G-ASOM = AND(INV(G-IOB), G-I2B, G-BOL)
                            G-ASON = OR(INV(G-I1B), INV(G-I2BB))
           :
                            G-ASOR = AND(G-ASON, G-IOB, FF-QO)
           !
                            G-SOB = NUR(G-ASOL, G-ASOM, G-ASOR)
                    R1B = (NOT(AND3(I2B, I1B, A1L) OR AND3(ID, I2BB, .D1)));
                            G=AR1L = AND(G=120, G=110, G=A1L)
           !
                            G=AR1R = AND(G=ID, G=I288, P=24)
           1
                            G-RIB= NOR(G-ARIL, G-ARIR)
                    A = NUT . IOB;
                                    B = NANDF(I2BB, I1B);
                    S1B = (NOT(AND3(I2BB, I1B, A1L) OR AND3(A, I2B, B1L)
                            OR AND3(B, IOB, Q1L)));
                            G-AS1L = AND(G-I2BB, G-I1B, G-A1L)
           1
                            G-AS1M = AND(INV(G-IOB), G-I2B, G-B1L)
                            G=AS1N = UR(INV(G=I18), INV(G=I288))
                            G=AS1R = AND(G=AS1N, G=IOB, FF=Q1)
                            G=S1B = NUR(G=AS1L, G=AS1H, G=AS1R)
                    R2B = (NOT(AND3(12B, 11B, A2L) OR AND3(1D, 12BB, .D2)));
                            G-AR2L = AND(G-12B, G-11B, G-A2L)
            1
                            G=AR2R = AND(G=ID, G=I2BB, P=23)
                            G=R2B = NOR(G=AR2L, G=AR2R)
BLE 46 (CONT'D)
                                     B = NANDF(I2BB, I1B);
                    A = NUT . IOB;
```

S2B = (NOT(AND3(12BB, 11B, A2L) OR AND3(A, 12B, B2L)

162

```
OR AND3(B, 10B, Q2L)));
!
                G-AS2L = AND(G-I2BB, G-I1B, G-A2L)
!
                G-AS2M = AND(INV(G-IOB), G-I2B, G-B2L)
!
                G-AS2N = OR(INV(G-I1B), INV(G-I2BB))
                G=AS2R = AND(G=AS2N, G=IO8, FF=Q2)
                G=S2B = NOR(G=AS2L, G=AS2M, G=AS2R)
        R3B = (NOT(AND3(I2B, I1B, A3L) UR AND3(ID, I2BB, .D3)));
                G=AR3L = AND(G=12H, G=11H, G=A3L)
                G=AR3R = AND(G=ID, G=I2BB, P=22)
1
                G=R3B = NUR(G=AR3L, G=AR3R)
        A = NOT \cdot IOB; B = NANDF(I2BB, I1B);
        S3B = (NOT(AND3(I2BB, I1B, A3L)) OR AND3(A, I2B, B3L)
                OR AND3(B, 10B, U3L)));
                G-AS3L = AND(G-I2BB, G-I1B, G-A3L)
                G-AS3M = AND(INV(G-IOB), G-I2B, G-B3L)
!
                G=AS3N = UR(INV(G=I1B), INV(G=I2BB))
1
                G-AS3R = AND(G-ASON, G-106, FF-Q3)
                G=S3B = NOR(G=AS3L, G=AS3M, G=AS3R)
             ! ALU CONTROL LOGIC
        INV(CR,, 13); INV(CS,.14); INV(FC,.15);
!
                G-CR = NOT(P-26)
             G-CS = NOT(P-28)
1
                G=FC = NOT(P=27)
        INH = (NOT(AND3(.13, .14, FC) OR ANDF(.15, CS)));
                G=INF = AND(G=CS, P=27)
                G=ING = AND(G=FC, P=28, P=26)
:
                G=INH = NOR(G=INF, G=ING)
              ! ALU FIRST LEVEL - GENERATE P AND G SIGNALS
        A = NOT (EXOR(CR, ROB));
!
                G=ROB1 = XNOR(G=CR, G=ROB)
        B = NUT (EXOR(CS, SOB));
ţ
                G=SOB1 = XNUR(G=CS, G=SOB)
        NAND3(PO, INH, A, B);
1
                G=PO = NAND(G=INH, G=ROB1, G=SOB1)
        NUR(GO, A, B);
                G=GO = NOR(G=ROB1, G=SOB1)
        A = NOT (EXOR(CR, R1B));
                G=R1B1 = XNOR(G=CR, G=R1B)
        B = NOT (EXOR(CS, S1B));
```

G=S1B1 = XNOR(G=CS, G=S1B)

163

BLE 46 (CONT'D)

```
NAND3(P1, INH, A, B);
                            G=P1 = NAND(G=INH, G=R1B1, G=S1B1)
           1
                   NUR(G1, A, B);
                            G-G1 = NOR(G-K1B1, G-S1B1)
           !
                   A = NOT (EXOR(CR, R2B));
                            G=R2B1 = XNUR(G=CR, G=R2B)
           !
                   B = NOT (EXOR(CS, S2B));
                            G=S2B1 = XNUR(G=CS, G=S2B)
           !
                   NAND3(P2, INH, A, B);
                            G=P2 = NAND(G=INH, G=R2B1, G=S2B1)
           1
                    NOR(G2, A, B);
           1 .
                            G=G2 = NOR(G=R2B1, G=S2B1)
                    A = NOT (EXOR(CR, R3B));
                            G=R3B1 = XNOR(G=CR, G=R3B)
            !
                    B = NOT (EXOR(CS, S3B));
                            G=S3B1 = XNOR(G=CS, G=S3B)
            !
                    NAND3(P3, INH, A, B);
                            G=P3 = NAND(G=INH, G=R3B1, G=S3B1)
            !
                    NOR(G3, A, B);
                            G=G3 = NOR(G=R3B1, G=S3B1)
            !
            ţ
                          ! ALU SECOND LEVEL - GENERATE CARRY SIGNALS
                            NAND(CARO, CN, INH);
                            G=CNO = AND(G=INH, P=29)
            !
                            G=CARO = NOR(G=CNO)
            į
                    CAR1 = (NUT(AND3(INH, PO, .CN) OR ANDF(INH, GO)));
                             G=CN1A = AND(G=INH, G=G0)
            1
                             G=CN1B = AND(INH, G=P0, P=29)
            1
                             G-CAR1 = NOR(CN1A, CN1B)
                    AND4(A, .CN, PO, P1, INH);
                    CAR2 = (NOT(.A OR AND3(GO, INH, P1) OR ANDF(G1, INH)));
                             G=CN2A = AND(G=INH, G=G1)
                             G=CN2B = AND(G=P1, G=INH, G=G0)
            !
                             G-CN2C = AND(G-INH, G-P1, G-P0, P-29)
                             G=CAR2 = NOR(G=CN2A, G=CN2B, G=CN2C)
                    NAND5(A, .CN, PO, P1, P2, INH);
                    NANU4(B, GO, P1, P2, INH);
                    CAR3 = (NOT((NOT .A) UR (NOT .B) UR AND3(G1, P2, INH)
                                     OR ANDF(G2, INH)));
ABLE 46 (CONT'D)
                             G=CN3A = AND(G=INH, G=G2)
                             G=CN3B = AND(G=INH, G=P2, G=G1)
                                                                            164
```

```
G=CN3C = AND(G=INH, G=P2, G=P1, G=G0)
            •
                            G-CN3D = AND(G-INH, G-P2, G-P1, G-P0, P-29)
                            G-CAR3 = NOR(G-CN3A, G-CN3B, G-CN3C,G-CN3D)
                          ! ALU - GENERATE INTERCHIP CARRY SIGNALS
                    NAND4(A, GO, P1, P2, P3);
                            BUF(B, G3);
                    .GBAR = (NOT((NOT .A) OR AND3(G1, P2, P3) OR ANDF(G2, P3) OR
                            G-GB1 = AND(G-G0, G-P1, G-P2, G-P3)
                            G=GB2 = AND(G=G1, G=P2, G=P3)
                            G=GB3 = AND(G=G2, G=P3)
                            G=GB4 = AND(G=G3)
                            G=GBAR(P=32) = NUR(G=GB1, G=GB2, G=GB3, G=GB4)
                            NAND5(TEMP, .CN, P3, P2, P1, P0);
                            NAND4(.PBAR,P3,P2,P1,P0);
                            G-PB1 = NAND(P-29, G-P3, G-P2, G-P1, G-P0)
                            G=PBAR(P=35) = NAND(G=P3, G=P2, G=P1, G=P0)
                            NAND(,CN4,TEMP,,GBAR);
                            ANDR(TEMP, TEMP, . GBAR);
                            XORR(.OVR, TEMP, CAR3);
                            G=Cn4(P=33) = NAND(G=GBAR, G=PB1)
                            G=PB3 = AND(G=GBAR, G=PB1)
                            G=OVR(P=34) = XOR(G=PB3, G=CAR3)
                           ! ALU OUTPUT BITS AND THEIR INVERSES
                    A = NOT .GO;
                    FO = NOT (NANDF(PO, A) XOR ANDF(CARO, FC));
                            G=PGO = NAND(G=PO, INV(G=GO)
            !
                            G=CARA = AND(G=FC, G=CARO)
                            G=FO = XNUR(G=CARA, G=PGO)
                    A = NOT ,G1;
                    F1 = NOT (NANDF(P1, A) XUR ANDF(CAR1, FC));
                            G=PG1 = NAND(G=P1, INV(G=G1)
            !
                            G=CARB = AND(G=FC, G=CAR1)
            1
                            G=F1 = XNOR(G=CARB, G=PG1)
                    A = NUT .G2;
                    F2 = NOT (NANDF(P2, A) XUR ANDF(CAR2, FC));
            !
                            G-PG2 = NAND(G-P2, INV(G-G2)
            !
                            G=CARC = AND(G=FC, G=CAR2)
                            G=F2 = XNUR(G=CARC, G=PG2)
                    A = NOT , G3;
                    F3 = NOT (NANDF(P3, A) XOR ANDF(CAR3, FC));
                            G-PG3 = NAND(G-P3, INV(G-G3)
BLE 46 (CONT'D)
                            G=CARD = AND(G=rC, G=CAR3)
                             G=F3 = XNOR(G=CARD, G=PG3)
```

```
INV(FOB, FO);
                            G=FOB = NOT(G=FO)
           1
                    INV(F1B,F1);
                             G=F1B = NUT(G=F1)
           !
                    INV(F2B,F2);
                            G=F2B = NOT(G=F2)
           1
                    INV(F3B,F3);
                             G=F3B(P=31) = NOT(G=F3)
                          ! ALU MAGNITUDE CHECKER OUTPUTS
                    .F3P=.F3B;
                    NOR4(TEMP, FOH, F1B, F2B, F3B);
                    .FEU=..FEO AND .TEMP;
                             G-FEO(P-11) = NOR(G-FOB, G-F1B, G-F2B, G-F3B)
                         DESTINATION CONTRUL LUGIC
                    INV(16B, .16); INV(17B, .17); INV(NS, .18);
                             G=16B = NOT(P=5)
            1
                             G=17B = NOT(P=6)
            ļ
                             G=NS = NOT(P=7)
            1
                    INV(1688,168); NOR(SD,.17,NS);
                             G=16BB = NOT(G=16B)
                             G=SD = NOR(P=6, G=NS)
            1
                     NOR(SU, NS, 17B); NAND(RE, NS, 17B);
                             G-SU = NOR(G-NS, G-17B)
            1
                             G=RE = NAND(G=I7B, G=NS)
            ļ
                     ANDR(TEMP, RE, NS); NUR(QE, 1688, TEMP);
                             G=GT = AND(G=RE, G=NS)
                             G-QE = NOR(G-16BB, G-GT)
            Ī
                     NAND3(SF, RE, I6B, NS);
                             G-SF = NAND(G-16B, G-RE, G-NS)
            1
                     ANDR(WE, RE, CLBB);
                             G=WE = AND(G=RE, INV(G=CLBB))
                     TEMP = NOT .SD;
                     SFB = NOT .SU;
                     ORR(.GO, GOL, TEMP);
                              GTS-QO(P-21) = NOT(FF-QO');
             ţ
                                      DIS_LOW(G-SD)
                     ORR(.Q3,Q3L,SFB);
                              GTS-Q3(P-16) = NUT(FF-Q3');
                                      DIS_LOW(G-SU)
BLE 46 (CONT'D)
                     ORR(,RAMO,FOB,TEMP);
                              GTS=RAMO(P=9) = NOT(G=FOB);
```

```
!
                                 DIS_LOW(G=5D)
                ORR(,RAM3,F3B,SFB);
                         GTS=RAM3(P=6) = NUT(G=F3B);
        !
                                 DIS_LOW(G-SU)
                     1 CHIP DATA OUTPUT
                INV(SFB,SF);
        !
                         G=SFB = NUT(G=SF)
                INV(CE, CEBAR);
                         G-CE = NOT(P-40)
                B = (NOT(ANDF(SF, FO) OR ANDF(SFB, AOB)));
                TEMP = NOT .CE;
                ORR (.YO, B, TEMP);
                         G=YUA = AND(G=SF, G=FU)
        1
                         G=YOB = AND(G=SFB, G=AOB)
                         G=YO(P=36) = NOR(G=YOA, G=YOB); DIS_LOW(G=CE)
                B = (NOT(ANDF(SF, F1) Ok ANDF(SFB, A1B)));
                TEMP = NOT .CE;
                ORR (.Y1, B, TEMP);
        !
                         G=Y1A = AND(G=SF, G=F1)
                         G=Y1B = AND(G=SFB, G=A1B)
                         G=Y1(P=37) = NOR(G=Y1A, G=Y1B); DIS_LOW(G=CE)
                B = (NOT(ANDF(SF, F2) OR ANDF(SF8, A28)));
                TEMP = NOT .CE;
                ORR (.Y2, B, TEMP);
        !
                         G=Y2A = AND(G=SF, G=F2)
        !
                         G=Y2B = AnD(G=SFB, G=A2B)
                         G=Y2(P=38) = NOR(G=Y2A, G=Y2B); DIS_LOW(G=CE)
                \theta = (NOT(ANDF(SF, F3) OR ANDF(SF8, A3B)));
                TEMP = NOT .CE;
                ORR (.Y3, B, TEMP);
                         G=Y3A = AND(G=SF, G=F3)
                         G=Y3B = AND(G=SFB, G=A3B)
                         G-Y3(P-39) = NOR(G-Y3A, G-Y3B); DIS_LOW(G-CE)
        END:
GLOBAL ROUTINE TALUDUT(QO,Q3,RAMO,RAM3,K,JJ) : novalue =
BEGIN
  require "BINDM.R32";
  LOCAL TO, T1, T2, T3, A, B;
  LUCAL GATE;
                                                                         167
                                 TABLE 46 (CONT'D)
```

! Q REGISTER SELECT LOGIC

```
TO = (ANDF(SU, QO) OR ANDF(NS, FOB) OR ANDF(SD, Q1L));
                  G=GSUO = AND(G=SU, GTS=QO)
                  G-QNSO = AND (G-NS, G-FOH)
                  G=QSDO = AND(G=SD, FF=Q1)
                  G=QTO = NDK(G=QSUO, G=QNSO, G=QSDO)
          T1 = (ANDF(SU, QOL) OR ANDF(NS, F1B) OR ANDF(SD, Q2L));
                  G=QSU1 = AND(G=SU, FF=QU)
  1
                  G=QNS1 = AND(G=NS, G=F1B)
                   G=QSD1 = AND(G=SD, FF=Q2)
                   G=QT1 = NOR(G=uSU1, G=QNS1, G=QSD1)
          T2 = (ANDF(SU, Q1L) OR ANDF(NS, F2B) OR ANDF(SD, Q3L));
                   G=QSU2 = AND(G=SU, FF=Q1)
                   G=QNS2 = AND(G=NS, G=F2B)
  ţ
                   G=QSD2 = AND(G=SD, FF=G3)
  !
                   G=QT2 = NOR(G=QSU2, G=QNS2, G=QSD2)
  į
           T3 = (ANDF(SU, Q2L) OR ANDF(NS, F3B) OR ANDF(SD, Q3));
                   G=QSU3 = AND(G=SU, FF=Q2)
  !
                   G=GNS3 = AND(G=NS, G=F3B)
                   G=QSD3 = AND(G=SD, GTS=Q3)
                   G-QT3 = NOR(G-QSU3, G-QNS3, G-QSD3)
  1
1 Q REGISTER
           A = NOT \cdot CLB; A = ANDF(A, QE);
                   G-QCLK = AND(INV(G-CLB), G-QE)
   1
           QOL = (.TO AND .A) OR (.QOL AND NOT .A);
                   FF-Q0 = D(DATA=G-QTO,CLK_UP=G-QCLK)
   I
           INV(QOP, QOL);
           Q1L = (.T1 AND .A) UR (.Q1L AND NOT .A);
                   FF-Q1 = D(DATA=G-QT1,CLK_UP=G-QCLK)
   1
           INV(Q1B, Q1L);
```

```
Q2L = (.T2 AND .A) GR (.Q2L AND NOT .A);
   !
                   FF-Q2 = D(DATA=G-QT2,CLK_UP=G-QCLK)
           INV(Q2B, Q2L);
           Q3L = (T3 AND A) OR (Q3L AND NOT A);
                   FF-Q3 = D(DATA=G-QT3,CLK_UP=G-QCLK)
           INV(Q3B, Q3L);
! RAM MULTIPLEXOR LOGIC
           TO = (ANDF(SU, .RAMO) OR ANDF(NS, FOB) OR ANDF(SD, F1B));
                   G=TSUO = AND(G=SU, GTS=RAMO)
                   G-TNSO = AND(G-NS, G-FOH)
   !
                   G=TSDO = AND(G=SD, G=F1B)
                   G=TTO = NUR(G=TSUO, G=TNSO, G=TSDO)
           T1 = (ANDF(SU, F0B) GR ANDF(NS, F1B) OR ANDF(SD, F2B));
                   G=TSU1 = AND(G=SU, G=FOB)
                   G=TNS1 = AND(G=NS, G=F1B)
                   G=TSD1 = AND(G=SD, G=F2B)
   !
                   G=TT1 = NUR(G=TSU1, G=TNS1, G=TSD1)
           T2 = (ANOF(SU, F1B) OR ANDF(NS, F2B) OR ANDF(SD, F3B));
                   G=TSU2 = AND(G=SU, G=F1B)
                   G=TNS2 = AND(G=NS, G=F2B)
   !
                   G=TSD2 = AND(G=SD, G=F3h)
                   G-TT2 = NOR(G-TSU2, G-TNS2, G-TSD2)
           T3 = (ANDE(SU, F2B) UR ANDE(NS, F3B) UR ANDE(SD, RAM3));
                   G-TSU3 = AND(G-SU, G-F2B)
                   G=TNS3 = AND(G=NS, G=F3B)
                   G=TSD3 = AND(G=SD, GTS=RAM3)
                   G-TT3 = NUR(G-TSU3, G-TNS3, G-TSD3)
          ! CALL THE RAM SUBROUTINE
  GATE = ANDF(BMULT, WE);
           G-ATE1 = AND(G-BMULTO, G-WE)
```

```
RMO = (.RMO AND NOT .GATE) OR (.TO AND .GATE);
        FF-RMOO = D(DATA=G-ITO,CLK_UP=G-ATE1)
RMO+64 = (.(RMO+64) AND NOT .GATE) UR (.T1 AND .GATE);
       FF-RMO16 = D(DATA=G-TT1,CLK_UP=G-ATE1)
RMO+128 = (.(RMO+128) AND NOT .GATE) OR (.T2 AND .GATE);
       FF-RMO32 = D(DATA=G-TT2,CLK_UP=G-ATE1)
RMO+192 = (.(RMO+192) AND NOT .GATE) OR (.T3 AND .GATE);
        FF=RMO48 = D(DATA=G=TT3,CLK\_UP=G=ATE1)
GATE = ANDF((AMULT+4), WE);
        G-ATE2 = AND(G-BMULT1, G-WE)
RMO+4 = (.(RMO+4) AND NOT .GATE) OR (.TO AND .GATE);
        FF-RMG1 = D(DATA=G-TT0,CLK_UP=G-ATE2)
RMO+68 = (.(RMO+68) AND NOT .GATE) OR (.T1 AND .GATE);
        FF=RMO17 = D(DATA=G=TT1,CLK\_UP=G=ATE2)
RMO+132 = (.(RMO+132) AND NOT .GATE) OR (.T2 AND .GATE);
        FF-RMO33 = D(DATA=G-TT2,CLK_UP=G-ATE2)
RMO+196 = (.(RMO+196) AND NOT .GATE) UR (.T3 AND .GATE);
       FF-RMO49 = D(DATA=G-TT3,CLK_UP=G-ATE2)
GATE = ANDF((BMULT+8), WE);
       G=ATE3 = AND(G=BMULT2, G=wE)
RMO+8 = (.(RMO+8) AND NOT .GATE) OR (.TO AND .GATE);
       FF-RMO2 = D(DATA=G-TTO,CLK_UP=G-ATE3)
 RMO+72 = (.(RMO+72) AND NOT .GATE) OR (.T1 AND .GATE);
         FF-RMO18 = D(DATA=G-TT1,CLK_UP=G-ATE3)
 RMO+136 = (.(RMO+136) AND NOT .GATE) UR (.T2 AND .GATE);
        FF-RMO34 = D(DATA=G-TT2,CLK_UP=G-ATE3)
 RMO+200 = (.(RMO+200) AND NOT .GATE) OR (.T3 AND .GATE);
        FF-RMO50 = D(DATA=G-TT3,CLK_UP=G-ATE3)
 GATE = ANDF((BMULT+12), WE);
         G-ATE4 = AND(G-BMULT3, G-WE)
```

```
RMO+12 = (.(RMO+12) \cdot AND \cdot NUT \cdot GATE) \cdot OR \cdot (.TO \cdot AND \cdot .GATE);
        FF=RMO3 = D(DATA=G=TTO,CLK_UP=G=ATE4)
RMO+76 = (.(RMO+76) AND NOT .GATE) OR (.T1 AND .GATE);
        FF=RMO19 = D(DATA=G=TT1.CLK\_UP=G=ATE4)
RMO+140 = (.(RMO+140) AND NOT .GATE) UR (.T2 AND .GATE);
        FF=RMO35 = D(DATA=G=TT2,CLK\_UP=G=ATE4)
RMO+204 = (.(RMO+204) AND NOT .GATE) OR (.T3 AND .GATE);
       FF=RMO51 = D(DATA=G=TT3,CLK_UP=G=ATE4)
GATE = ANDF((BMULT+16), WE);
        G-ATE5 = AND(G-BMULT4, G-WE)
RMO+16 = (,(RMO+16) AND NOT ,GATE) OR (,TO AND ,GATE);
        FF=RMO4 = D(DATA=G=TTO,CLK_UP=G=ATE5)
RMO+80 = (.(RMO+80) AND NOT .GATE) OR (.T1 AND .GATE);
        FF-RMO20 = D(DATA=G-TT1,CLK\_UP=G-ATE5)
RMO+144 = (.(RMO+144) AND NOT .GATE) OR (.T2 AND .GATE);
       FF-RMO36 = D(DATA=G-TT2,CLK_UP=G-ATE5)
RMO+208 = (.(RMO+208) AND NOT .GATE) UR (.T3 AND .GATE);
        FF=RMO52 = D(DATA=G=TT3,CLK_UP=G=ATE5)
GATE = ANDF((BMULT+20), WE);
       G-ATE6 = AND(G-BMULT5, G-WE)
RMO+20 = (.(RMO+20) AND NOT .GATE) UR (.TO AND .GATE);
        FF-RMO5 = D(DATA=G-TTO, CLK_UP=G-ATE6)
RMO+84 = (.(RMO+84) AND NOT .GATE) UR (.T1 AND .GATE);
        FF-RMO21 = D(DATA=G-TT1,CLK_UP=G-ATE6)
RMO+148 = (.(RMO+148) AND NOT .GATE) OR (.T2 AND .GATE);
        FF=RMO37 = D(DATA=G=TT2,CLK_UP=G=ATE6)
RMO+212 = (.(RMO+212) AND NUT .GATE) UR (.T3 AND .GATE);
        FF-RMO53 = D(DATA=G-TT3,CLK_UP=G-ATE6)
GATE = ANDF((BMULT+24), WE);
       G=ATE7 = AND(G=BMULT6, G=wE)
```

```
FF-RMO6 = D(DATA=G-TTU, CLK_UP=G-ATE7)
RMO+88 = (.(RMO+88) AND NOT .GATE) OR (.T1 AND .GATE);
       FF-RMO22 = D(DATA=G-TT1,CLK_UP=G-ATE7)
RMO+152 = (.(RMO+152) AND NOT .GATE) OR (.T2 AND .GATE);
       FF=RMO38 = D(DATA=G=TT2,CLK_UP=G=ATE7)
RMD+216 = (.(RMO+216) AND NÚT .GATE) UR (.T3 AND .GATE);
       FF=RMO54 = D(DATA=G=TT3,CLK_UP=G=ATE7)
GATE = ANDF((BMULT+28), WE);
       G-ATE8 = AND(G-BMULT7, G-wE)
RMO+28 = (.(RMO+28) AND NOT .GATE) OR (.TO AND .GATE);
      FF=RMO7 = D(DATA=G=TTO,CLK_UP=G=ATE8)
RMO+92 = (.(RMO+92) AND NOT .GATE) UR (.T1 AND .GATE);
        FF=RMO23 = D(DATA=G=TT1,CLK_UP=G=ATE8)
RMO+156 = (..(RMO+156). AND NUT .GATE) UR (.T2 AND .GATE);
        FF-RMO39 = D(DATA=G-TT2,CLK_UP=G-ATEB)
RMO+220 = (.(RMO+220) AND NOT .GATE) OR (.T3 AND .GATE);
       FF-RMU55 = D(DATA=G-TT3,CLK_UP=G-ATE8)
GATE = ANDF((BMULT+32), WE);
       G-ATE9 = AND(G-BMULT8, G-WE)
RMO+32 = (.(RMO+32) AND NOT .GATE) OR (.TO AND .GATE);
       FF=RMO8 = D(DATA=G=TTO,CLK_UP=G=ATE9)
RMO+96 = (.(RMO+96)) AND NUT .GATE) OR (.T1 AND .GATE);
        FF=RMQ24 = D(DATA=G=TT1,CLK_UP=G=ATE9)
RMO+160 = (.(RMO+160) AND NOT .GATE) UR (.T2 AND .GATE);
        FF=RMO40 = D(DATA=G=TT2,CLK_UP=G=ATE9)
RMO+224 = (.(RMO+224) AND NUT .GATE) OR (.T3 AND .GATE);
        FF=RMO56 = D(DATA=G=TT3,CLK_UP=G=ATE9)
GATE = ANDF((BMULT+36), WE);
        G-ATE10 = AND(G-BMULT9, G-WE)
 RMO+36 = (.(RMO+36)) AND NOT .GATE) OR (.TO AND .GATE);
```

FF-RMU9 = D(DATA=G-TTO,CLK_UP=G-ATE10)

ABLE 46 (CONT'D)

```
RMO+100 = (.(RMO+100) AND NUT .GATE) UR (.T1 AND .GATE);
       FF=RMO25 = D(DATA=G=TT1,CLK_UP=G=ATE10)
RMO+164 = (.(RMO+164) AND NUT .GATE) UR (.T2 AND .GATE);
       FF=RMO41 = D(DATA=G=TI2,CLK_UP=G=ATE10)
RMO+228 = (.(RMO+228) AND NOT .GATE) OR (.T3 AND .GATE);
      FF=RMO57 = D(DATA=G=TT3,CLK_UP=G=ATE10)
GATE = ANDF((BMULT+40), WE);
       G = ATE11 = AND(G = BMULT10, G = wE)
RMO+40 = (.(RMO+40) AND NOT .GATE) UR (.TO AND .GATE);
       FF-RMO10 = D(DAIA=G-TTO,CLK_UP=G-ATE11)
RMO+104 = (.(RMO+104) AND NUT .GATE) OR (.T1 AND .GATE);
       FF=RMO26 = D(DATA=G-TT1,CLK_UP=G-ATE11)
RMO+168 = (.(RMO+168) AND NOT .GATE) OR (.T2 AND .GATE);
      FF=RMU42 = D(DATA=G=TT2,CLK_UP=G=ATE11)
RMO+232 = (.(RMU+232) AND NUT .GATE) UR (.T3 AND .GATE);
       FF=RMU58 = D(DATA=G=TT3.CLK\_UP=G=ATE11)
GATE = ANDF((BMULT+44), WE);
       G-ATE12 = AND(G-BMULT11, G-WE)
RMO+44 = (.(RMO+44) AND NUT .GATE) OR (.TO AND .GATE);
       FF=RMG11 = D(DATA=G=TTO,CLK_UP=G=ATE12)
RMO+108 = (.(RMO+108) AND NOT .GATE) OR (.T1 AND .GATE);
       FF-RMU27 = D(DATA=G-TT1,CLK_UP=G-ATE12)
RMO+172 = (.(RMO+172) AND NOT .GATE) OR (.T2 AND .GATE);
       FF=RMO43 = D(DATA=G=TT2,CLK_UP=G=ATE12)
RMO+236 = (.(RMO+236) AND NOT .GATE) UR (.T3 AND .GATE);
      FF=RMO59 = D(DATA=G=TI3,CLK\_UP=G=ATE12)
GATE = ANDF((BMULT+48), WE);
       G-ATE13 = AND(G-BMULT12, G-WE)
RMO+48 = (.(RMO+48) AND NOT .GATE) UR (.TO AND .GATE);
        FF=RMO12 = D(DATA=G=TTO,CLK\_UP=G=ATE13)
```

```
RMO+112 = (.(RMO+112) AND NUT .GATE) UR (.T1 AND .GATE);
        FF=RMU28 = D(DATA=G=TT1,CLK_UP=G=ATE13)
RMO+176 = (.(RMO+176) AND NUT .GATE) UR (.T2 AND .GATE);
        FF=RMO44 = D(DATA=G=TI2,CLK_UP=G=ATE13)
RMO+240 = (.(RMO+240) AND NUT ,GATE) UR (.T3 AND .GATE);
        FF=RMO60 = D(DATA=G=TI3,CLK_UP=G=ATE13)
GATE = ANDF((BMULT+52), WE);
       G-ATE14 = AND(G-BMULT13, G-WE)
RMO+52 = (.(RMO+52) AND NOT .GATE) OR (.TO AND .GATE);
       FF=RMU13 = D(DATA=G=TTO,CLK\_UP=G=ATE14)
RMO+116 = (.(RMO+116)) AND NOT .GATE) OR (.T1 AND .GATE);
        FF=RMO29 = D(DATA=G-TT1,CLK_UP=G-ATE14)
RMO+180 = (.(RMO+180) AND NUT .GATE) UR (.T2 AND .GATE);
        FF=RMO45 = D(DATA=G=TT2,CLK_UP=G=ATE14)
RMO+244 = (.(RMO+244) AND NUT .GATE) UR (.T3 AND .GATE);
        FF-RMO61 = D(DATA=G-TT3,CLK_UP=G-ATE14)
GATE = ANDF((BMULT+56), WE);
        G-ATE15 = AND(G-BMULT14, G-WE)
RMO+56 = (.(RMO+56)) AND NOT .GATE) UR (.TO AND .GATE);
        FF=RMO14 = D(DATA=G=TTO,CLK_UP=G=ATE15)
RMO+120 = (.(RMU+120) AND NUT .GATE) OR (.T1 AND .GATE);
        FF=RM030 = D(DATA=G+TT1,CLK_UP=G-ATE15)
RMO+184 = (.(RMO+184) AND NOT .GATE) OR (.T2 AND .GATE);
        FF=RMO46 = D(DATA=G-TT2,CLK_UP=G-ATE15)
RMO+248 = (.(RMU+248) AND NUT .GATE) OR (.T3 AND .GATE);
        FF=RMO62 = D(DATA=G=TT3,CLK_UP=G=ATE15)
GATE = ANDF((BMULT+60), WE);
        G-ATE16 = AND(G-BMULT15, G-WE)
RMO+60 = (.(RMO+60)) AND NOT .GATE) OR (.TO AND .GATE);
        FF=RMO15 = D(DATA=G=TTO,CLK_UP=G=ATE16)
```

```
RMO+124 = (.(RMO+124) AND NOT .GATE) OR (.T1 AND .GATE);

! FF-RMO31 = D(DATA=G-TI1,CLK_UP=G-ATE16)

RMO+188 = (.(RMO+188) AND NOT .GATE) OR (.T2 AND .GATE);

! FF-RMO47 = D(DATA=G-TI2,CLK_UP=G-ATE16)

RMO+252 = (.(RMO+252) AND NOT .GATE) OR (.T3 AND .GATE);

! FF-RMO63 = D(DATA=G-TI3,CLK_UP=G-ATE16)

END;
!
! S END CHIP S

! NOTE: SOURCE DATA - ADVANCED MICRO DEVICES
! "THE AM2900 FAMILY DATA BOOK"
```

AND ATTACHED DRAWINGS

END ELUDOM

APPENDIX C

TIMING AND CONTROL CARD CHIP LIBRARIES

IN EMULATION SYNTAX AND IN BLISS

\$ CHIP DEFINITION \$

TYPE:

74_LS_00

FAMILY:

TTL

POWER:

VCC = P-14, GND = P-7

DESCRIPTION:

QUAD 2-INPUT POSITIVE-NAND GATES.

UNUSED PINS:

NONE

FUNCTIONS:

G=01(P=3) = NAND(P=1, P=2)

G=02(P=6) = NAND(P=4, P=5)

G=03(P=8) = NAND(P=9, P=10)

G=04(P-11) = NAND(P-12, P-13)

s END CHIP s

\$ CHIP DEFINITION \$

TYPE:

74_LS_08

FAMILY:

TTL

POWER:

VCC = P-14, GND = P-7

DESCRIPTION:

QUAD 2-INPUT POSITIVE-AND GATES.

UNUSED PINS:

NONE

FUNCTIONS:

G=01(P=3) = AND(P=1, P=2,)

G=02(P=6) = AND(P=4, P=5)

G=03(P=8) = ANU(P=9, P=10,)

G=04(P=11) = AND(P=12, P=13)

\$ END CHIP \$

s DEFINE CHIP \$

TYPE: 74_S_10

FAMILY: TTL

POWER: VCC = P14, GND = 7

DESCRIPTION: TRIPLE 3-INPUT POSITIVE NAND GATES.

UNUSED PINS: NONE

FUNCTIONS:

G=01(P=12) = AND(P=1, P=2, P=13)

G=U2(P=6) = AND(P=3, P=4, P=5)

G=03(P=8) = AND(P=9, P=10, P=11)

s END CHIP \$

s CHIP DEFININITION \$

TYPE:

74_LS_11

FAMILY:

TTL

POWER:

VCC = P-14, GND = P-7

DESCRIPTION:

TRIPLE 3-INPUT PUSITIVE AND GATES.

UNUSED PINS:

NONE

FUNCTIONS:

G=01(P=12) = AND(P=1, P=2, P=13)

G=02(P=6) = AND(P=3, P=4, P=5)

G=03(P=8) = AND(P=9, P=10, P=11)

s END CHIP \$

S CHIP DEFINITION \$

TYPE:

74_S_20

FAMILY:

TTL

POWER:

VCC = P-14, GND = P-7

DESCRIPTION: DUAL 4-INPUT POSITIVE-NAND GATES.

UNUSED PINS: P-3, P-11

FUNCTIONS:

G=01(P=6) = NAND(P=1, P=2, P=4, P=5)G=U2(P=8) = NAND(P=9, P=10, P=12, P=13)

S END CHIP S.

s CHIP DEFINITION \$

TYPE: 74_S_37

FAMILY: TTL

POWER: VCC = P-14, GND = P-7

DESCRIPTION: QUAD 2-INPUT POSITIVE-NAND BUFFERS.

UNUSED PINS: NONE

FUNCTIONS:

G=01(P=3) = NAND(P=1, P=2)

G=02(P=6) = NAND(P=4, P=5)

G=03(P=8) = NAND(P=9, P=10)

G=04(P=11) = NAND(P=12, P=13)

s END CHIP s

s CHIP DEFINITION S

TYPE:

74_40

FAMILY:

TTL

POWER:

VCC = P=14, GND = P=7

DESCRIPTION:

DUAL 4-INPUT POSITIVE-NAND BUFFERS.

UNUSED PINS:

P=3. P=11

FUNCTIONS:

G=0.1(P=6) = NAND(P=1, P=2, P=4, P=5)

G=02(P=8) = NAND(P=9, P=10, P=12, P=13)

S END CHIP S

APPENDIX D

BDX930 PROCESSOR DESCRIPTION

This Appendix contains:

- o Table of card labels and their respective position designations,
- o Card file interconnections, and
- o Description of each external connection pertaining to the BDX930 processor as emulated.

CARD ASSIGNMENT TABLE

J9 TIMING AND CONTROL

J10 CPU

CARD INTERCONNECTION TABLE

SOURCE		FEEDS	
J9-5A	->	J10-44A	BBUF
J9-25A	->	J10-17A	¥IMQ
J9_30C	- >	J10-29B	EGUT*
J10-38	->	J09=15C	I N D *
J10-24B	->	J10-8A	FLAG/SAT*
J10-108	->	J10-45A	GMAR*
J10-41A	->	J09-16C	u29
J10-42A	->	J09-21C	u2 8
J10-43A	->	J09-24C	U28*
J10-44B	->	J09 ⇒2 5C	U3 0*
J10-47B	->	J09-218	u27*
J10-48B	->	J09-23C	U27
110-40B	->	AuQ=AC	0.50

COMPUTER CONNECTOR PINS

CONN PIN	SIG IDFNT	IC PIN	FUNCTION
J9-19C	*010	U04 - 5	DUTPUT
J9=22C	011*	U 32 - 6	COLEAL
J9-27B	QIOIN*	U05 - 6	OUTPUT
J9-27C	* M *	U38 - 9	OUTPUT
J9-55A	MEM¥	U32 - 8	OUTPUT
J10-1A	IND	U13 - 6	109700
J10-2A	EXT1	U72 - 4	LUANI
J10-28	L1 N K	U13 - 8	OUTPUI
J10=3A	EXT2	012 - 3	INPUT
J10-4A	EXT3	ีย 72 - 2	INPUT
J10-48	*EORAP	U43 - 14	COTPUT
J10-5A	PFEIN	U06 - 8	OUTPUT
J10=58	MAR02*	U43 = 16	QUTPUI
J10-6A	HLTP*	U65 - 12	CUTPUI
J10=68	MARO1*	U43 - 1a	TUSTUO
J10-7A	EX*	U19 - 11	OUTPUT
J10=78	MAR00*	U43 - 20	OUTPUT
J10-9A	DATO1	U37 - 17	1/0
J10+9B	ZERO	U09 - 7	OUTPUT
J10-10A	FLAG2	U71 - 8	OUTPUT
J10-10B	1800	U25 - 11	OUTPUT
J10-11A	DATO4	U37 - 8	1/0
J10-118	AI	U20 - 5	INPUT
J10-124	DAT05	U37 - 7	1/0
J10-12B	IR01	U25 - 5	TUSTUO
J10-13A	DAT07	U37 - 3	1/0
J10-13B	MARU7*	U42 - 14	OUTPUT
J10-14A	13	U19 - 8	OUTPUT

J10=15A,	ETIŘ*	U46 - 1	TUSTUO
J10=15B	MARO6*	U42 - 16	OUTPUT
J10=16A	12	U56 - 4	TUSTUO
J10-168	MARU5*	U42 - 18	OUTPUT
J10=178	MARU4*	U42 - 20	COTPUT
J10-18A	CUND	U49 - 3	OUTPUT
J10-198	TOR*	U20 - 8	OUTPUT
J10=19A	TEST*	048 - 13	INPUT
J10=198	TUR*	020 - 11	OUTPUI
J10-20A	ELSB*	U70 - 4	GUTPUT
J10-20B	TIB *	U20 - 6	TUSTUO
J10-21A	ESPC*	U70 - 3	OUTPUT
J10-21B	DAT03	037 - 13	1/0
J10-224	ESTRT*	U70 - 2	CUTPUT
J10-228	DATC2	U37 - 14	1/0
J10-23A	EBCH*	U70 - 1	TUSTUO
J10-23B	Α	U13 - 1	INPUT
J10-24A	ARM	U63 - 1	INPUT
J10-25A	HALT*	U48 - 9	OUTPUT
J10-258	READY	UO9 - 17	INPUT
J10-26A	EDR	U48 - 60	TUSTUO
J10-268	TSSR	U09 - 18	INPUT
J10-27A	*MAI	U48 - 6	OUTPUT
J10-27B	DATOO	U37 - 18	I/O
J10-29A	[R*	U48 - 3	INPUT
J10-30A	AUV	U09 - 4	TUGTUO
J10=30B	Δ*	U38 = 15	INPUT
J10-31A	DAT12	U36 - 8	1/0
J10=31B	DAT11	U36 - 13	INO
J10-33A	DAT13	U36 - 7	1/0

J10-338	DATO9	U36 - 17	1/0
J10-34A	DAT10	U36 - 14	1/0 ,
J10-348	DATU8	U36 - 18	1/0
J10=35A	FOV	U06 - 6	OUTPUT
J10=35B	MAR11*	U40 - 14	OUTPUT
J10-36A	DAT14	U36 - 4	I/C
J10=36B	MAR10*	U40 - 16	109100
J10-37A	RPTUV*	004 - 14	TUSTUO
J10=38A	DAT15	U36 - 3	1/0
J10=38B	MARO9*	U40 - 18	OUTPUT
J10-394	DATUS	U37 - 4	1/0
J10=39B	MARU8*	U40 - 20	OUTPUT
J10-40A	I1	U64 - 11	OUTPUT
J10-40B	1808	U25 - 12	QUTPUT
J10-41B	SIGN	UU9 = 8	OUTPUT
J10-42B	cour	009 - 13	OUTPUT
J10-43B	1802	U18 - 11	CUTPUT
J10-45B	1809	U25 - 4	TUSTUO
J10-46A	UMA9	0 15 - 15	TUSTUO
J10-47A	8440	015 - 19	OUTPUT
J10-48A	UMA7	015 - 18	DUTPUT
J10-49A	UMA6	U15 = 17	OUTPUT
J10=50A	UMA5	U15 - 16	OUTPUT
J10-50B	PuS	U60 - 1	INPUT
J10-51A	UMA4	U15 - 5	TUSTUO
J10-518	IK03	U18 - 5	TUSTUO
J10-52A	UMA3	U15 - 4	TUGTUO
J10-528	MAR15 *	U39 - 14	OUTPUT
J10-53A	UMA2	U15 - 3	OUTPUT
J10=53B	MAR14*	U39 = 16	TUSTUD
J10-54A	UMA1	015 - 2	CUTPUI

J10=54B	MAR13*	039 - 18	TUSTUO
J10-55A	UMAO	U15 - 1	CUTPUT
J10=56B	MAR12*	U39 - 20	OUTPUI

APPENDIX E

CPU CARD DESCRIPTIONS

This Appendix contains:

- o Table of chip labels vs chip types,
- o BLISS programs for chip interconnections,
- o Table of connections between chips and card connectors, and
- o Description of each external connection for J10 CPU card.

CPU CHIP LABELS

	•
U1 = 54_S_477	2
U2 = 54_LS_2	
U3 = 54_5_151	
U4 = 54_S_151	
U5 = 54_LS_07	
U6 = 54_LS_1	. 3
U7 = 54_L5_15	
08 = 54_S_472	2
09 = 54_LS_2	
$U10 = 54_LS_1$	75
U11 = 54_LS_2	
U12 = 54_LS_8	
U13 = 54_LS_1	
U14 = 54_LS_1	
U15 = 54_LS_4	/ 2
U16 = 54_LS_2	i
019 = 54_LS_1	
U18 = 54_LS_1	
U19 = 54_LS_0	
U20 = 54_LS_0	
U21 = 54_LS_1	9
$022 = 54_S_47$	
U23 = 54_LS_2	13
U24 = AM=2902	
U25 = 54_LS_1	53
U27 = 54_S_32	
U28 = 54_LS_1	
U29 = AM_2901.	
U30 = 54_LS_3	14
U31 = 54_LS_3	14
U32 = AM_2901.	
U33 = 54_LS_3	
U34 = 54_LS_3	
$U35 = Am_2901$	

TABLE 57

		-
CHIP ID		CHIP TYPE
U36	2	54_LS_374
u37	=	54_LS_374
U38	=	AM_2901_A
u39	=	9407
U40	=	9407
U 41	=	54_5_02
U42	, =	9407
043	=	9407
U44	=	54_LS_86
U45	=	54-5-472
U 46	. =	25_LS_377
U 47	=	54_LS_158
U48	2	54_5_04
U49	=	54_5_00
U50	=	54_LS_352
U 51	=	54_L5_352
U 52	=	54_5_472
U53	=	54_LS_374
U 5 4		54_LS_158
บ56	=	54_LS_02
Ü57	=	54_LS_352
U58	=	54_LS_352
U 5 9	=	25_5_472
U60	=	54_LS_273
Uói	=	54-LS-253
U62	=	54-125
U63 ·	=	54-5-20
U o 4	. =	54_LS_00
U 65	=	54_LS_11
U66	=	54_5_472
U 67	=	54_LS_175
U68	=	54_LS_175
069	=	54_LS_367
U70	=	54_5_286
U71	=	54_LS_113
U72	=	54_LS_151

```
MODULE PIT (LANGUAGE(%BLISS36(BLISS36)
        %BL(SS32(BL(SS32)
        %8LISS16(BLISS16)),
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
BEGIN
GLOBAL ROUTINE PARTT1 : novalue =
           % ( ADDRESS GENERATE PARTITION )%
   BEGIN
          1 THIS PARTITION CONTAINS THE FULLOWING COMPONENTS:
          ! THE ADDRESS PROCESSOR:
          ! THE INSTRUCTION REGISTER
     require 'GLOBAL.R32';
     require 'RTNEST.R32";
     external routine TC352,TC158,TC9407;
     OWN
        FMEA1,
                FMEA2,
                         FMEA3, FMEA4,
                                         J,
                                                  K;
     OWN
                                         DD10,
                                                  DU11,
                         DD02,
                                 DD03.
                DD01.
                                                          DD12.
        DDOO.
                                 DD22.
                                                  DD30,
        DD13.
                DD20.
                         DD21.
                                         DD23.
                                                          DD31.
        DD32,
                DD33,
                         CI,
                                 CO,
                                         Α,
                                                  GND:
     J = 0; K = 789;
        !
                         Chn
                              BOARD
                                PARTITION
                !
        !
                                                                 "SIG NAME"
                OUTPUT
                                 DESTINATION
                     GENERATE SELECT PULSES FOR LOW ORDER BITS
             NAND(FMEA3, U21, U22, J); JADD(J, 4);
                                                                   "FMEA3"
                U20 - 3 ->
                                 U50 - 14,
                                            U51 - 14,
                                 057 - 14,
                                            U58 - 14
```

1

```
SELECT LOW ORDER EIGHT BITS OF ADDRESS
      TC352(E7DIN, U20, T, Y01, IR01, IR01, DD01, GND, DD00,
                IROO, IROO, YOO, U24, FMEA3, F, J);
                                                             "DD01"
        U58 - 7
                  ->
                      043 - 19
                                                             "DD00"
                      U43 - 21
        U58 - 9
                  ->
                      u58 - 3. \ U58 - 13
        VCC
                  •>
:
                      U58 - 15
        GND
                  ->
        TC352(E7DIN, U20, T, Y03, IR03, IR03, DD03, GND, DD02,
                  IRO2, IRO2, YO2, T, FMEA3, E7DIN, J);
                                                             *DD03*
                      u43 - 15
        U51 - 7
                  ->
                                                             "DD02"
                  -> U43 - 17
I
        u51 - 9
                       u51 - 3, u51 - 13
        VCC
                  ->
        TC352(E7D1N,U20,T,YU5,IR05,IR03,DD11,GND,DD10,
                  IRO3, IRO4, YO4, T, FMEA3, E7DIN, J);
                                                             "DD11"
         U57 - 7
                  ->
                       042 - 19
                                                             "DD10"
                       042 - 21
        U57 - 9
                   ->
                       u57 - 3,
                                 U57 - 13
         VCC
                   ->
         TC352(E7DIN, U20, T, Y07, IR07, IR03, DD13, GND, DD12,
                   IRO3, IRO6, YO6, T, FMEA3, E7DIN, J);
                                                             "DD13"
         050 - 7
                   ->
                       042 - 15.
                                   U49 - 10
                                                             "DD12"
                   ->
                       U42 - 17
         U50 - 9
                                   U50 - 13
                       U50 - 3,
         VCC
                   ->
             ENABLE LOGIC FOR UPPER HALF WORD ADDRESS
                                 NAND(A,DD13,U20N,J+4);
      NOR(FMEA1, U20N, U21N, J);
                                 JADD(J,12);
      NAND(FMEA2, U22, A, J+8);
                                                              "FMEA1"
         U56 - 13 -> U54 - 1,
                                   U47 - 1
                    -> U49 - 13
         049 - 8
                    -> U54 - 15, U47 - 15
                                                              MEMEA2"
         049 - 11
```

1

1 UPPER HALF WORD ADDRESS SELECT

TC158(FMEA1,T,Y15,DD33,T,Y14,DD32,GND,DD31, Y13,T,DD30,Y12,T,FMEA2,J);

```
"DD33"
                   -> U39 - 15
1
        U54 -
                                                             "DD32"
                   -> u39 - 17
ţ
        U54 -
                7
                                                             "DD31"
                   -> U39 - 19
        U54 =
               9
                                                             *DD30*
        U54 - 12
                   -> U39 - 21
                   -> U54 - 2,
                                  U54 - 5
        VCC .
                      U54 - 11,
                                  U54 - 14
I
```

TC158(FMEA1,T,Y11,DD23,T,Y10,DD22,GND,DD21, Y09,T,DD20,Y08,T,FMEA2,J);

1	U47	-	4	->	U40	-	15					*DD23*
i	U47	•	7	->	U40	•	17					"DD22"
i					U40		-					"UD21"
ì					U40							"DD20"
1	VCC				U47			U47	-	Ş	5,	
					U47	•	11,	U47	•	14	1	

! GENERATE MICRO SELECT FOR 9407

ANDR(I3,U23,U21,J); ORR(A,U21N,U24,J +4); NAND(I1,A,U23N,J+8); JADD(J,12);

```
-> U39 - 5,
                                                           "13"
                                 U40 - 5,
!
        U19 -
                             5,
                                 U43 - 5.
                      U42 -
•
                      P10 - 14A
1
!
        U27 - 11
                   -> U64 - 12
                                                           " I 1 "
                   -> U39 - 3,
                                 U40 - 3,
ı
        U64 - 11
                      U42 - 3,
                                 U43 - 3,
1
                      P10 - 40A
```

"MARO9*"

"#BOHAM"

EXECUTE 9407 MEMORY ADDRESS GENERATE

1

!

U40 - 18

040 - 20

```
TC9407(EXN,F,I1,I2,I3,EDR,ANCLK,D00,D01,D02,D03,
                 .K,CO,MARO3,DD03,MARO2,DD02,MARO1,DD01,
                MAROO, DDOO, F, RPU2, J);
                                                           " A * "
                             7, 017 = 9, 029 = 15,
               4 -> U39 -
        U41 -
                            7, 016 - 11, 032 - 15,
                      U40 -
                            7, U10 - 9, U35 - 15,
                      U42 -
                            7, U23 - 11, U38 - 15.
                      U43 -
                          -11, 053 - 11, 060 - 11,
!
                      u2
                                       9, ü68 -
                          - 11, 067 -
                      U9
                            2, U21 = 2, U46 = 11,
                      U28 -
                      P09 - 30B
                      U41 - 6
        GND
                    -> U39 - 22, U40 - 22, U42 - 22,
                                                            "QMAR"
1
        P10 = 8B
                      043 - 22
ţ
                   -> U42 - 23
        U43 - 13
                                                            "MARO3*"
                   -> P10 - 48
        U43 - 14
!
                                                            "MAR02*"
                   -> P10 - 5B
        043 - 16
                                                            MMARO1##
        043 - 18
                   -> P10 - 6B
                                                            *MAROU**
        U43 - 20
                   -> P10 - 7B
1
                       U43 - 23
        VCC
                   ->
1
      TC9407(EXN, F, E1, I2, I3, EDR, ANCLK, D04, D05, D06, D07,
                 .K+33,CI,MARO7,DD13,MARO6,DD12,MARO5,DD11,
                 MARU4, DD10, F, CO, J);
                   -> U40 - 23
        U42 - 13
                   -> P10 - 13B
                                                            "MARO7*"
        U42 - 14
                                                            "MAROG*"
                   -> P10 - 158
        042 - 16
                                                            "MARO5*"
                   -> P10 - 168
1
        u42 - 18
                                                            *MAR04**
                   -> P10 - 17B
1
         U42 - 20
       TC9407(EXN,F,11,12,13,EDR,ANCLK,D08,D09,D10,D11,
                 .K+66,CO,MAR11,DD23,MAR10,DD22,MAR09,DD21,
                 MAROS, DD20, F, CI, J);
                   -> U39 - 23
         040 - 13
                                                            "MAR11*"
         U40 - 14 -> P10 - 35B
                                                            *MAR10**
         U40 = 16
                   -> P10 - 368
!
```

-> P10 - 386

-> P10 - 39B

TC9407(EXN, F, I1, I2, I3, EDR, ANCLK, D12, D13, D14, D15, .K+99,A,MAR15,DD33,MAR14,DD32,MAR13, DD31, MAR12, DD30, F, CQ, J);

Į U39 - 14-> P10 - 52B "MAR15*" U39 - 16-> P10 - 53B "MAK14*" -> P10 - 548 039 - 18"MAR13*" U39 - 20 -> P10 - 56B "MAK12*"

ROUTINE PARTN1 END:

END

ELUDOM %(P10)%

```
MODULE P2T (LANGUAGE(%BLISS36(BLISS36)
        %BL1SS32(BL1SS32)
        %BLISS16(BLISS16)),
        addressing_mode(external = long_relative,
          nonexternal = long_relative) ) =
BEGIN
GLOBAL ROUTINE PARTT2 : novalue =
          %( FETCH PARTITION )%
  BEGIN
1
      THIS PARTITION PERFORMS THE FETCHING PORTION UF AN
         INSTRUCTION CYCLE OF THE BDX 930 COMPUTER.
         IT CONTAINS THE FOLLOWING PARTS OF
         THE COMPUTER:
              FLAG AND STATUS REGISTER
              MEMORY DATA BUS
1%
     require 'GLOBAL.r32';
     require 'RTNEST.r32';
LUCAL
        B, C, D, E, YA, YB, GION, GIOINN, GND, J;
                                                           K, KK;
    Α,
LOCAL
    TT00, IT01, TT02,
                               TT04, TT05, TT06, TT07, TT08, TT09,
                        TTO3.
                TT12,
                         IT13.
                               TT14,
    TT10, TT11,
                                      TT15;
   external routine TC153,TC113,TC374,TC2451,TC2450,RWMEM,ALU,ALUT,TC257;
   EXTERNAL JPART;
     K = 521; J = 0;
                                CPU
                                     BUARD
                                       PARTITION 2
                                DESTINATION
                                                                "SIG
                                                                      NAME"
                OUTPUT
             NOR(E70IN, U21, U22);
                              050 - 1, 050 - 15, 065 - 11,
                                                                "E701*"
        1
                U56 - 10 ->
                              U51 -
                                    1, U51 - 15, U57 - 1,
                              U57 - 15, U58 - 1, U19 - 13
```

```
Ţ
```

```
ANDR(EXN, E7DIN, U20N); NOR(12, U23N, U24N);
```

```
1, U40 - 1, U42 -
                                                              "EX*"
                                                      1.
                        U39 -
!
        019 - 11
                                                      7A,
                               1, U65 - 13, P10 -
                        U43 -
                                4, 040 - 4, 042 -
                                                              " 12"
                        U39 -
                                                      4.
!
        U56 -
                   ->
                                4. P10 - 16A,
                        143 -
Į
```

EDRN = AND3(U24,U20N,E7D1N); INV(EDR,EDRN);

```
1, U48 - 5
                                                  "EDR*"
                     1, U37 -
Uo5 -
       8
          ->
              U36 -
                                                  "EDR"
                     6, 040 = 6, 042 = 6,
1148 -
       ь
          ->
              ŭ39 →
                     6, P10 - 26A
              U43 -
```

PROGRAM COUNTER FEEDBACK PORTION OF 9407S

! SET STORAGE POINTER TO PARTITION 1 KK = 789:

IC257(I2,ST[.KK],ST[.KK+4],DUO,ST[.KK+1],ST[.KK+5],DU1,.KK+32, 002,ST[.KK+6],ST[.KK+2],D03,ST[.KK+7],ST[.KK+3],EDR);

TC257(12,ST[.KK+33],ST[.KK+37],D04,ST[.KK+34],ST[.KK+38],D05,.KK+65, D06,ST[.KK+39],ST[.KK+35],D07,ST[.KK+40],ST[.KK+36],EDR);

TC257(12,ST[.KK+66],ST[.KK+70],D08,ST[.KK+67],ST[.KK+71],D09,.KK+98, D10,ST[,KK+72],ST[,KK+68],D11,ST[,KK+73],ST[,KK+69],EUR);

TC257(12,STi.KK+99],STI.KK+103],D12, ST[.KK+100],ST[.KK+104],D13,.KK+131, D14,ST[.KK+105],ST[.KK+101],D15, ST[.KK+106],ST[.KK+102],EDR);

MEMORY DATA REGISTER

TC374(EDRN, TT07, DAT07, DAT06, TT06, TT05, DAT05, DAT04, TT04, .K+32, IDRN, TTO3, DATO3, DATO2, TTO2, TTO1, DATO1, DATO0, TTO0);

```
"007"
                        U32 - 22, U42 - 11
                   ->
        U37 =
                                                              "D06"
                   ->
                        U32 - 23, U42 - 10
        U37 -
                5
                                                              *D05*
                        U32 = 24, U42 = 09
        037 -
                   ->
                Ġ
                                                              "D04"
                        032 - 25, 042 - 08
        1137 -
                   ->
1
               Ý
                                                              "D03"
                        U38 = 22, U43 = 11
        037 - 12
                   ->
!
                                                              "D02"
                        U38 = 23, U43 = 10
1
        U37 - 15
                   ->
                                                              "D01"
                        038 - 24, 043 - 09
!
        U37 - 16
                    ->
                                                              "DOU"
                        038 = 25, 043 = 08
Ī
        U37 - 19
                    ->
```

TC374(EUFN, TT15, DAT15, DAT14, TT14, TT13, DAT13, DAT12, TT12, . K+48,

IDRN, TT11, DAT11, DAT10, TT10, TT09, DAT09, DAT08, TT08);

```
U36 -
                      U35 - 22, U39 - 11
                                                          "D15"
                  ->
                  ->
                      U35 - 23, U39 - 10
                                                          "D14"
        U36 =
               5
                      'U35 - 24, U39 - 9
                                                          "D13"
        J36 -
•
               6
                  ->
                                                          "012"
               9
                      U35 = 25, U39 ≈ 8
        U36 -
                 ->
                                                          "D12"
                      U29 = 22, U40 = 11
        U36 - 12
                  ->
                                                          "D10"
        U36 - 15
                      U29 - 23, U40 - 10
                  ->
                      U29 - 24, U40 - 9
                                                          "D09"
        U36 - 16
                  ->
                      U29 - 25, U40 -
                                                          #508#
        U36 - 19
                  ->
                                        Š
```

```
D00=.D00 AND .TT00; D01=.D01 AND .TT01; D02=.D02 AND .TT02; D03=.D03 AND .TT03; D04=.D04 AND .TT04; D05=.D05 AND .TT05; D06=.D06 AND .TT06; D07=.D07 AND .TT07; D08=.D08 AND .TT08; D09=.D09 AND .TT09; D10=.D10 AND .TT10; D11=.D11 AND .TT11; D12=.D12 AND .TT12; D13=.D13 AND .TT13; D14=.D14 AND .TT14; D15=.D15 AND .TT15; IF .JPART EQL 4 THEN ALU() ELSE ALUT();
```

```
TIMING SIGNALS FOR MEMORY FETCH AND STURE
                                                          #U27*"
                             9, 038 - 1, 013 - 9,
       P09 - 218 ->
                      U32 -
                      U44 -
                             4.038 - 13
                                                          "427"
                      U32 -
                             1, U32 -
                                       5
       PU9 - 23C ->
                             2, 013 - 13
                                                          "U28*"
                      U32 -
       P09 - 24C ->
                             4, 038 - 2, 032 - 10,
                                                          "628"
        P09 - 21C ->
                      U32 -
                              1, U38 - 10
                      U44 -
                                                          "U30*"
                      U13 -
       P09 - 25C ->
                                                          "630"
       P09 - 4C
                 ->
                      U13 - 11
                                                          "U29"
                             1, 013 - 10, 044 - 2
        P09 - 18C ->
                      U13 -
                                                          "IND *"
        P09 - 15C ->
                      U44 -
    NAND(MEMN, U28, U27N); NAND3(A, U28N, U29, U30N);
                                                          MMEM*"
        032 - 8
                 ->
                      PU9 - 55A
!
                      U04 -
        U13 - 12 ->
     NAND(QICN, U27, U28N); NAND3(QIQINN, U27N, U29, U30);
                                                          "QIO*"
                              5, P09 - 19C
                      U04 -
!
        U32 -
               3
                  ~>
                       U05 -
               8
                  ->
                              5
        U13 -
                                                          **IIO*
                             4, P09 = 22C
                       U05 -
        U32 -
               6
                  ->
                                                          "QICIN*"
                       P09 - 27B
        UU5 -
                  ->
               6
     NAND4(MMN, U27N, U28, U29, INDN);
        U44 - 6 -> U38 - 9, UU4 - 4, P09 - 27C
                                                          HMMAH
     EDUTH = AND3(QION,A,MMN); INV(MM,MMN);
                                                          MEDUT*"
                       P09 - 30C
        U04 - 6 ->
!
     NAND3 (QMIN, U27N, U28, MMN);
                                                          HOWIAN
        U38 - 8 -> P09 - 25A
!
        NOR(A, U28N, U30N); NAND4(B, U27N, U30N, QMIN, T);
                      U20 -
        U56 - 1
                 ->
        P10 - 17A -> U63 - 12
        U63 - 8 ->
                      U20 - 13
```

TABLE 59 (CONT'D)

Ü63 - 13

->

VCC

THESE NAND GATES ARE SIMULTED WITHOUT THE INVERTER ON THE OUTPUT SO THAT THE CLOCK SIGNAL IS CORRECT FOR THE SINGLE PASS SIMULATION OF A D FLIP-FLOP10

ANDR(NTIBN, AICLK, A); ANDR(NTORN, AICLK, U19);

! P10 - 11B -> U20 - 5, U20 - 12, "AI"
! U41 - 5, U65 - 4
! U20 - 6 -> U33 - 11, U34 - 11, P10 - 20B "TIB*"
! U20 - 8 -> U30 - 11, U31 - 11, P10 - 18B "TOR*"

ANDR(NTDRN, AICLK, B);

!

U20 - 11 -> U36 - 11, U37 - 11, P10 - 198 "TDR*"

NAND4(MIN.U27N,U28,BN,POS);

1 MEMORY BUFFER REGISTER

TC374(U40,TT07,DAT07,CAT06,TT06,TT05,DAT05,DAT04,TT04..k, TIBN,TT03,DAT03,DAT02,TT02,TT01,DAT01,DAT00,TT00);

TC374(U40,IT15,DAT15,DAT14,TT14,TT13,DAT13,DAT12,TT12,.K+16, TIBN,TT11,DAT11,DAT10,TT10,TT09,DAT09,DAT08,TT08);

YNO0=.YNOO AND .TTOO; YNO1=.YNO1 AND .TTO1; YNO2=.YNO2 AND .TTO2; YNO3=.YNO3 AND .TTO3; YNO4=.YNO4 AND .TTO4; YNO5=.YNO5 AND .TTO5; YNO6=.YNO6 AND .TTO6; YNO7=.YNO7 AND .TTO7; YNO8=.YNO8 AND .TTO8; YNO9=.YNO9 AND .TTO9; YN10=.YN10 AND .TT10; YN11=.YN11 AND .TT11; YN12=.YN12 AND .TT12; YN13=.YN13 AND .TT13; YN14=.YN14 AND .TT14; YN15=.YN15 AND .TT15;

OUTPUT REGISTER

TC374(EOUTN, DAT07, Y07, Y06, DAT06, DAT05, Y05, Y04, DAT04, . K+64, IORN, DAT03, Y03, Y02, DAT02, DAT01, Y01, Y00, DAT00);

,	P10	-	29B	->	030	-	1.	U31	•	1				
i	U31			•	U34	-	3,	U37	•	3,	U71	-	12,	"DATO7"
į		•			P10	-	13A							
1	U31	÷	5	->	U34	•	4.	U37	•	4,	U71	-	11,	"DATO6"
1					P10									
1	U 3 1	-	Ò	->	U34	•	7,	U37	~	7,	U71	-	2,	"DAIOS"
1					P10									
1	U31	•	9	->	U34	•	8,	U37	-	8,	U71	•	3,	"DAT04"
!							11A							
!	031	•	12	->	U34	-	13,	U37	•	13,	ü19	-	1,	"EOTAG"
1							218							
!	U31	•	15	->	U34	-	14.	U37	-	14,	U27	-	9,	"DATO2"
!							22B						<u></u>	
:	U31	-	16	->	U34	•	17,	U37	•	17,	U07	•	5,	"DATO1"
!							9 A							
!	1131	-	19	->	U 3 4	-	18,	U37	•	18,	007	-	11,	"DATOO"
!					P10	-	27B	•						

TC374(EOUTN, DAT15, Y15, Y14, DAT14, DAT13, Y13, Y12, DAT12, .K+80, TURN, DAT11, Y11, Y10, DAT10, DAT09, Y09, Y08, DAT08);

```
U33 -
                        3, U36 -
                                   3, P10 - 38A
                                                    "DAT15"
U30 -
          ->
                        4, U36 -
                                   4, P10 - 36A
                                                    "DAT14"
U30 -
       5
          ->
                 U33 -
                                   7, P10 - 33A
                        7, U36 -
                                                    "DAT13"
U30 -
       6
          ->
                 U33 =
                        8, U36 -
                                   8, P10 - 31A
                                                    "DAT12"
030 -
       9
          ->
                 U33 -
                 U33 - 13, U36 - 13, P10 - 31B
                                                    "DAT11"
U30 -
      12
          ->
                 U33 = 14, U36 = 14, P10 = 34A
U30 - 15
                                                    "DATIO"
          ->
                 U33 - 17, U36 - 17, P10 - 33B
                                                    "DATO9"
U30 - 16
          ->
                 U33 - 18, U36 - 18, P10 - 34B
                                                    "DATOS"
U30 - 19
          ->
```

! MEMORY BUFFERS AND MEMORY CALLS

TC2450(MMN, MOO, MO1, MO2, MO3, MO4, MO5, MO6, MO7, GND, DATO7, DATO6, DATO5, DATO4, DATO3, DATO2, DATG1, DATO0, MEMN);

TC2450(MMN, M08, M09, M10, M11, M12, M13, M14, M15, GND, DAT15, DAT14, DAT13, DAT12, DAT11, DAT10, DAT09, DAT08, MEMN);

!

!

!

VCC

GND

```
RWMEM(MAROO, MARO1, MARO2, MARO3, MARO4, MARO5, MARO6, MARO7,
   MARO8, MARO9, MAR10, MAR11, MAR12, MAR13, MAR14, MAR15, MMN,
   MIN, MOO, MO1, MO2, MO3, MO4, MU5, MU6, MO7, MO8, MO9, M10, M11,
   M12, M13, M14, M15);
   1
TC245I(MMN, MOO, MO1, MO2, MO3, MO4, MO5, MO6, MO7, GND, TT07,
   TT06, TT05, TT04, TT03, TT02, TT01, TT00, MEMN);
   !
IC245I(MMN, MO8, MO9, M10, M11, M12, M13, M14, M15, GND, TT15,
   TT14, TT13, TT12, TT11, TT10, TT09, TT08, MEMN);
    1
DATOO =. DATOO AND . GIUINN AND . TTOO;
DATO1=.DATO1 AND .GIUINN AND .TTO1;
DATO2= DATO2 AND QIOINN AND TTO2;
COTT. UNA MIUID. UNA EUTAD. = EOTAD
DATO4=.DATO4 AND .GIUINN AND .TTO4;
DATOS=.DATOS AND .GIGINA AND .TTOS;
DATO6=.DATO6 AND .QIGINN AND .TTO6;
DATO7=.DATO7 AND .QIUINN AND .TTO7;
CATOS - DATOS AND .GIGINN AND .TTOS;
DATO9=.DATO9 AND .QIQINN AND .TT09;
DAT10=.DAT10 AND .QIGINN AND .TT10;
DAT11=.DAT11 AND .GIGINA AND .TT11;
DAT12=.DAT12 AND .QIOINN AND .TT12;
CATI3=.DATI3 AND .GIGINN AND .TT13;
CAT14=.DAT14 AND .QICINN AND .TT14;
DATIS=.DATIS AND .QIUINN AND .TT15;
            IND AND LINK FLIP-FLOP
 TC153(U33,U34,YN15,RPU1,F,IND,YA,GND,YB,SRAM,F,
    RPU1, GBIT, U35, U33N);
                                                         "SRAMOO"
                      014 - 10, 035 - 16
    U38 -
            9
               ->
                      U05 -
                             8, U13 -
                                       2
    U14 -
            7
               ->
                      005 - 11, 013 - 12
    U14 -
            9
               ->
```

U14 -

U14 -

->

->

4, U14 - 12

5, 014 - 11

1

```
NOR(A,YA,U33); NOR(B,YB,U33N);
                  ->
                          013 - 3
        U5 = 10
        U5 - 13 ->
                          U13 - 11
     TC113(ACLK, YA, A, RPU1, NINDN, NIND, GND, NLINK, NLINKN, RPU1,
        B, YB, ACLK);
        P10 - 23B ->
                          U13 -
                                1, U13 = 13, U6 = 13,
                                                             HAH
                          U06 -
                                 1
        U13 -
                   ->
                          U04 =
                                 3, U11 - 4, U12 -
                D
                                 6, U44 - 5, P10 -
                                                        1 A
                          U14 -
!
                                                             "IND *"
        U13 =
                5
                   ->
                          P10
                                  3B
                          UU4 -
                                 2. P10 - 28
                                                             "LINK"
        U13 -
                   ->
        VCC
                   ->
                          U13 -
                                 4, U13 - 10
        !
                 OVERFLOW FLAG COMPUTATION
     XORP(A, YN14, YN15); INV(B, AUV); NUR(C, U32, U31);
                          u7 - 3
        U12 -
               3
                   ->
                                                             "AOV"
                          048 + 1, 07 + 6, 044 +
                                                    2.
                          \dot{U}9 = 4, P10 = 30A
                          U7 - 10
1
        U48 -
                2
                   ->
                          U7 - 15
        U05 -
                1
                   ->
     TC153(U31N, U32, A, U31, DAT01, AOV, YA, GND, YB, B, DAT00, U31N,
        F, U33, C);
                          U06 - 2
                7
                   ->
!
        U07 -
                          U06 - 3
                9
                   ->
        GND
                   ->
                          U07 - 13
                 INTERRUPT ENABLE FLIP-FLOP
     NOR(A, U32, U33N); ORR(B, DATU2, U31N); ANDR(C, DATU3, A);
                          U19 - 2, U19 -
!
        U05 -
                                             4, 064 - 1,
                   ->
                          U65 -
                                 3
                          U19 -
                                 5
        U27 -
                   ->
                ø
                          006 - 12
        U19 -
                3
                   ->
      ANDR(D,A,b); NAND(E,U31N,A);
        U19 -
                          006 - 11
                Ó
                    ->
        064 - 3 ->
                          Ub2 - 1
```

```
TC113(ACLK, YA, YB, RPU1, NFOVN, NFOV, GND, NPFEIN, NNPFEIN, RPU1,
        D.C.ACLK);
                                                            "#'OV*"
                         UU4 -
                                1
        U06 -
               5
                   ->
                                                            "FOV"
                         U72 - 15, P10 - 35A
        U06 -
                   ->
               6
                                                            "PFEI*"
                                5, U72 - 1, P10 - 5A
                         U63 =
                   ->
        1106 -
               ġ
                                                            "NPFEI*"
                         041 - 12
        006 -
               9
                   ->
                         006 - 4,006 - 10
        VCC
                   ->
                 FLAG1 AND FLAG2 FLIP-FLUP
        1
     B = AND3(A,AICLK,U31); C = NUT .E; ANDR(IAMN,T,C);
                         U71 - 1, U71 - 13
                6
                   ->
        U65 -
                                                            "IAM#"
                   ->
                         P10 - 27A
                3
!
        U62 -
                         U62 - 2
                   ->
        GND
     TC113(B, DATO5, DATO4, RPU1, NN1FLAG, NFLAG1, GND, NFLAG2, NN2FLAG,
        RPU1,DATO6,DATO7,B);
                                                            "FLAG1"
                          U72 - 13, P10 -
        ช71 - 6
                   ->
į
                                                             "FLAG2"
                          U72 - 12, P10 - 10A
                   ->
        U71 - 8
1
                          071 - 4, 071 - 10
        VCC
                   ->
```

END: ! ROUTINE PARTN2

END

ELUDOM ! P2

```
MODULE P3T (LANGUAGE(%BLISS36(BLISS36)
        % BLISS 32 (BLISS 32)
        %BLISS16(BUISS16)),
        addressing_mode (external = long_relative,
           nonexternal = long_relative) ) =
BEGIN
GLOBAL ROUTINE PARTT3 : novalue =
   BEGIN
          욯(
               FETCH PARTITION
       ! THIS PARTITION PERFORMS THE FETCHING PURTION OF AN
       ! INSTRUCTION CYCLE OF THE BDX-930 CUMPUTER.
       ! IT CONTAINS THE FOLLOWING PARTS OF
       ! THE COMPUTER:
              ADDRESS CONTROL LUGIC
              INSTRUCTION REGISTER AND REPEAT COUNTER
              MICROPROGRAM COUNTER
     require 'GLOBAL.R32';
     require 'RTNEST.R32';
     EXTERNAL RU : vector[57];
     external routine TC151,TC273,TC253,TC175,TC169,TC377,TC374,PENABLE,
        PFIRST, PMIM;
     LOCAL
                                GND, X, NC;
                B, C,
                        J, K,
                                 EBCHN, ESTRIN, ESPCN.
                CON.
                        COND,
                                                         ELSUN,
                                                                EMSBN,
     LUCAL
                                 FEIN,
                ETIRN.
                        IRS.
                                        SA.
                                                 SB.
                                                         HALTMN:
                                        UMASDE.
                     UMA3DE.
                              UMA4DE,
                                                 UMA6DE,
                                                          UMATOE.
                                                                    UMASDE.
   UWN
            UMAZDE.
            UMASDE:
            UMAODI,
                                       UMA3DI,
                                                UMA4DI,
                                                         UMASDI,
                                                                   UMAGDI,
                     UMAIDI,
                              UMAZDI,
   OWN
            UMA7DI:
                   UMA1,
                                  UMA3, UMA4,
                                                UMAS, UMA6,
   OWN
            UMAO.
                          UMA2.
                                                              UMA7.
                                                                      UMAS.
            UMA9:
   UWN
            UMAUDN.
                     UMAIDN.
                               UMAZDN,
                                        UMA3DN, UMA4DN, UMA5DN, UMA6DN,
            UMA7DN,
                               UMA9DN:
                     UMABDN,
```

TABLE 60

J = 0; NC = -1; K = 616;

```
!
                          CPU BOARD
                         PARTITION 3
!
        OUTPUT
                         DESTINATION
                                                              "SIG NAME"
         !
         !
                   REPEAT COUNTER
     NAND(A, U25, U26);
!
                          U28 - 9
        U64 - 5
                   ->
      TC169(U26, ANCLK, Y00, Y01, Y02, Y03, U25, . K+164, A, F,
             X,X,X,X,RPTOVN);
!
        GND
                          028 - 10
!
                          U04 = 14, U61 = 4,
        U28 - 15
                                                              "KPTOV*"
                          P10 - 37A
         !
                       SELECT CONDITION FOR BRANCH INSTRUCTIONS
      TC151(PFEIN, EXT3, EXT2, EXT1, X, A, F, GNO, SP802, SP801,
                SPBOU, FLAG2, FLAG1, IRS, FOV);
        U72 -
                          U12 - 10
        GND
                          U72 -
        P10
                2A
                          U72 -
                                                              "EXT1"
                                  4
         P10
              - 3A
                     ->
                          U72 -
                                                              "EXT2"
        P10
              - 4A
                          U72 -
                                                              "EXT3"
                     ->
```

TABLE 60 (CONT'D)

```
OUTPUT
                      DESTINATION
                                                           "SIG NAME"
1
     XORR(CUN, SPB03, A);
                                                           "CON"
                         U09 - 14
!
        U12 - 8 ->
     HLILP = AND3(U23,U24N,EXN);
!
        U65 - 12 ->
                         P10 - 6A
                                                           "HLTLP"
        ļ
                      MICROCODE BRANCH CONDITION GENERATORS
      TC151(FUVN, LINK, IND, RPU, X, A, U36, GND, U37,
                U38, U39, NC, SATN, RPTOVN, SQOU);
        P10
                                                           "SAT*"
            - 24B -> UU4 - 13
                         049 -
        U04 -
                    ->
                        U04 -
                    ->
        VCC
      TC151(04,03,02,NC,X,B,U36N,GND,
                U37, U38, U39, U8, O7, O6, O5);
                         U49 - 2
!
        UU3 - 6 ->
      NAND(COND, A, B);
                         U70 - 11, U12 - 13,
!
        U49 - 3 ->
                                                           "COND"
                         P10 - 18A
                    ENABLE PROM - MICROCUDE BRANCH TABLE
        !
     NAND(HALTMN.HALTS.U42); NAND4(B,ARM,FEIN,IRS,PFEIN);
                         U49 = 4, U61 = 13
                                                            "HALTM*"
!
        064 - 6 ->
     NAND(C, HALTMN, B); INV(B, TESTN);
                                                            "ARM"
!
        P10 - 24A ->
                         U63 -
                                 1
                         U49 -
                                5
        U63 -
                6
                   ->
!
        049 = 6
                         070 - 10
                   ->
```

048 - 13

U70 - 15

P10 - 19A ->

U48 - 12 ->

!

I

"TEST*"

1

1

!

•

1

ţ

!

!

!

!

```
PENARLE (EBCHN, ESTRIN, ESPCN, ELSBN, EMSBN, SB, SA, ETIRN, C, COND, U42, U41, U40, B);
```

```
"EBCH*"
                          U53 - 1, P10 - 23A
        U70 -
                   ->
                                                             "ESTRT*"
                          045 - 15, P10 - 22A
        U70 -
                   ->
!
                2
                                                              "ESPC*"
                                 1, 069 - 15, P10 - 21A
        U70 -
                3
                   ->
                          U69 -
                          U61 - 1, U61 - 15, P10 - 20A
                                                              "ELSB*"
        U70 -
                4
                   ->
!
                                 4, U62 - 10
                                                              MEMS8**
        U70 -
                5
                   ->
                          U62 -
                                                              "SB"
        670 -
                6
                   ->
                          U61 -
                                                              "SA"
                          U61 - 14, U41 -
                7
        070 -
                   ->
                                            9, P10 -
                                1, U21 -
                                                       15A
                                                              "ETIR*"
                          U46 -
        U70 -
                9
                   ->
```

! MICROCODE BRANCH ADDRESS GENERATOR

XORR(A,COND,U52N);

 $U12 - 11 \rightarrow U61 - 11, U61 - 12$

TC253(ELSBN,SB,U41,RPIOVN,U51,U51,UMA1DN,GND,UMA0DN,U52,A,A,HALTMN,SA,ELSBN);

```
"UMA1"
                 U45 -
                                   2, U52 -
          ->
                        7. U15 -
U61 -
       7
                                   2. U22 -
                        2, 059 -
                 U08 →
                                              2.
                                   2. P10 - 54A
                 Uòó =
                        2, 001 -
                                   1, U52 -
                        6, U15 -
                                              1.
                                                    "OAMU"
       9
                 U45 -
U61 -
          ->
                                   1, U22 -
                 UU8 -
                        1, U59 -
                                              1.
                 ü66 -
                        1, 001 -
                                   1, P10 -
                                             55A
     -> U69 - 2, U69 - 4, U69 - 6, U69 - 10,
GND
        U69 - 12, U69 - 14
```

BUF (UMAZDN, ESPCN); BUF (UMA3DN, ESPCN);

```
"UMA2"
                                     3. U52 -
                                                3,
                         8, U15 -
                 U45 -
       9
           ->
U69 -
                         3, U59 -
                                    3, U22 -
                                               3,
                 U08 -
                                    3, U53 -
                                              19,
                            UU1 -
                 U66 -
                         3.
                 P10 -
                        53A
                                               4,
                                                    . MUMA3M
                                     4, U52 -
                         9, 015 -
U69 -
       7
           ->
                 U45 -
                         4, U59 -
                                    4, U22 -
                                                4,
                 U08 -
                         4, UU1 -
                                     4, u53 - 10,
                 U66 -
                 P10 - 52A
```

TABLE 60 (CONT'D)

1

ţ

BUF (UMA4DN, ESPCN); BUF (UMA5DN, ESPCN);

```
5, U52 -
                                                           MUMA4H
                         U45 - 11, U15 -
                                                      5,
1
        U69 -
               5
                   ->
                                5, U59 -
                                           5, u22 -
                         U08 -
                         U66 -
                                           5, 053 - 15,
                                5, UU1 -
                         P10 - 51A
        Up9 =
                         045 - 12, 015 - 16, 052 - 16,
                                                            "UMA5"
                         UU8 - 16, U59 - 16, U22 - 16,
                         U12 = 16, U66 = 16, U53 = 12,
                         P10 = 50A
     BUF (UMA6DN.ESPCN); BUF (UMA7DN.ESPCN);
                         U45 = 13, U15 = 17, U52 = 17,
                                                            "UMA6"
!
        U69 - 11
                         008 - 17, 059 - 17, 022 - 17,
                         u66 - 17, U01 - 17, U53 -
                         P10 - 49A
                                                            HUMA7H
                         045 - 14, 015 - 18, 052 - 18,
        069 - 13
                   ->
                         008 - 18, 059 - 18, 022 - 18,
                         066 - 18, 001 - 18, 053 - 0,
1
                         P10 - 48A
!
                         U62 - 5, U62 -
        GND
                   ->
     BUF (UMARDN, EMSBN); BUF (UMAYDN, EMSBN);
!
                         U15 - 19, U52 - 19, U53 - 5,
                                                            "UMAS"
        U62 -
                8
                   ->
                         008 - 19, 022 - 19, 059 - 19,
                         U66 - 19, U01 - 19, P10 - 47A
                         U15 = 15, U52 = 15, U53 =
                                                            "UMA9"
!
                                                      2.
        U62 -
                6
                   ->
                         008 - 15, 022 - 15, 059 - 15,
!
```

TC374(EBCHN,UMA9DE,RU[14],RU[13],UMA8DE,UMA7DE,RU[12],
RU[11],UMA6DE,.K+16,ANCLK,UMA5DE,RU[10],RU[9],UMA4DE,
UMA3DE,RU[6],RU[7],UMA2DE);

066 - 15, 001 - 15, P10 - 46A

PFIRST(Y08, Y09, Y10, Y11, Y12, UMAODI, UMA1DI, UMA2DI, UMA3DI, UMA4DI, UMA5DI, UMA6DI, UMA7DI, ESTRIN, Y13, Y14, Y15, U41N);

TABLE 60 (CONT'D)

1

```
SIMULATE TRI STATE BUS FOR MICRO MEMORY ADDRESS
       1
    ; IGOAMU. = OAMU. = OAMU
    UMA1 = .UMA1DN AND .UMA1DI;
    UMA2 = .UMA2DN AND .UMA2DI AND .UMA2DE;
    : CAM I LEAMU. GAA AUEAMU. = EAMU
    UMA4 = .UMA4DN AND .UMA4DI AND .UMA4DE;
    UMAS = .UMASDN AND .UMASDE;
    SECORNO. CHA IDBAMU. CHA HOBAMU. = BAMU
    UMA7 = .UMA7DN AND .UMA7DI AND .UMA7DE;
    UMAS = _UMASDN AND .UMASDE;
    HMA9 = .UMA9DN AND .UMA9UE;
                   THIS IS FUNCTIONAL - REPRESENTING PROMS:
                  U52, U59, U66, U1, U22, U8, AND, U15 - GUTPUTS ARE IN RU[5
        ŀ
               6 -> U68 - 13
       U52 -
               7 -> U60 - 18
       U52 -
       U52 -
                -> U53 -
                           7
       U52 -
               9 -> U53 -
       U52 - 11 -> U53 - 13
       U52 - 12 -> U53 - 14
       052 - 13 -> 053 - 17
       U52 - 14 -> U53 - 18
               6 -> U60 - 13
       U59 -
       U59 -
               7
                -> U60 = 17
                -> U60 -
        U59 -
               8
               9 -> 060
        U59 -
                           7
        U59 - 11 -> U60 -
        U59. - 12 -> U60
        U59 - 13 -> U53 -
                           3
        U59 - 14 -> U53 -
               6 -> U68 - 12
Ţ
        U66 -
        U66 -
               7 -> 060 - 14
               8 -> U67 -
        Uóó -
                           5
               9 -> U67 -
        U66 -
        U66 - 11 -> U67 -
                          12
        066 - 12 -> 067 - 13
        U66 - 13 -> U68 -
                            4
        U66 - 14 -> U68 -
                            5
               6 -> UU2 -
                            3
        U01 -
               7 -> 002 -
        U01 -
               8 -> U02 -
                            7
        U01 -
               9 -> U02 -
        UO1 -
        UO1 - 11 -> UO2 - 13
        U01 - 12 -> U02 - 14
        U01 - 13 -> U02 -
                           17
        UG1 - 14 -> UO2 - 18
        U22 - 6 -> U23 - 3
                                TABLE 60 (CONT'D)
```

```
7 -> U23 -
!
        U22 -
:
        U22 -
                8 -> 023 -
                             7
                9 -> 1123 -
        U22 -
                              Ĥ
        U22 - 11 -> U23 -
                            13
        U22 - 12 -> U23
        022 - 13 -> 023 - 17
        U22 - 14 -> U23 - 18
!
                6 -> U16 = 13
ţ
        U08 -
į
        U08 -
                7
                  => U16 = 14
                8 -> U16 - 17
!
        U08 -
        U08 -
                9 -> 016 = 18
ţ
        U08 - 11 -> U10 -
        U08 - 12 -> U10 -
                              5
        U08 - 13 -> U10 - 12
        U08 - 14 -> U10 - 13
                6 -> U17 -
1
        U15 -
!
        U15 -
                7 -> 017 -
                              5
                8 -> U17 - 12
        U15 -
                9 -> 017 - 13
        U15 -
         U15 - 11 -> U16 -
                              3
         U15 - 12 -> U16
                              4
                              7
         U15 - 13 -> U16 -
         U15 - 14 -> U16 -
      PMIM(UMAO, UMA1, UMA2, UMA3, UMA4, UMA9, UMA5, UMA6, UMA7, UMA8);
                     INDEX REGISTER COUNTER
        !
      TC169(RPU2, ANCLK, Y04, Y05, Y06, Y07, U53, .K+156, ETIRN, U53, IR07,
                [Rú6, [RO5, [RO4, X);
                                                              "IR07"
                          U50 - 5, U18 -
         021 - 11
                    ->
                                             6
                          050 - 11, 018 - 10
                                                              "IR06"
         U21 - 12
                    ->
                                                              "IRU5"
                          U57 - 5, U25 -
         021 - 13
                    ->
                                            6
                                                              "IRG4"
         U21 - 14
                    ->
                          U57 - 11, U25 - 10
         VCC
                    ->
                          U21 - 1 ·
                       INSTRUCTION REGISTER
         !
                        NOR(B, A, PFEINN);
     NOR(A, FEIN, SA);
     INV(A, HALTN);
                                                              "HALT*"
         P10
               - 25A ->
                          U48 -
         U41 - 1
                           041 - 11
                   ->
         041 - 13
                    ->
                          046 - 17
```

TABLE 60 (CONT'D)

U46 - 18

048 -

6

->

"IR*"

P10 - 29A ->

4

->

U48 -

1

1

```
TC377(ETIRN, IR09, Y09, Y08, IR08, IR03, Y03, Y02, IR02,
                 .K+124, ANCLK, IR01, Y01, Y00, IR00, FEIN, 6, A, HALTS);
                                                               "IRO9"
                                           - 458
        U46 -
                 2
                    ->
                           U25 -
                                   4, P10
                                                               "IR08"
                                            - 40B
                           025 - 12, P10
        U46 -
                    ->
!
                 5
                                                               "IRU3"
                                   5, U29 -
                    ->
                           U18 -
                                              1.
        U46 -
                                   1, 035 -
                                              1,
                           U32 -
                                              5, U51 -
                                   1, U51 =
                                                         6.
                                   6, 057 - 10, 050 -
                                                         6.
                           U57 -
                                          - 516
                           U50 - 10, P10
                                                               #1802#
                           U18 - 11, U51 - 10,
        U46 -
                 9
                    ->
                           U51 - 11, U29 -
                                              2,
                                              2, U38 -
                                                         2,
                           ŭ32 =
                                   2, 035 -
                           P10
                                - 438
                                                               "IR01"
                                   5, U58 -
                                              5,
                           U25 -
         046 - 12
                    ->
                                   6, U29 -
                                              3,
                           058 -
                                              3, U38 -
                                   3, 035 -
                                                          3,
                           U32 -
                           P10
                                 - 128
                                                               "IRUO"
                           U25 - 11, U58 - 10,
         U46 - 15
                    ->
                           058 - 11, 027 -
                           P10
                               = 10B
                                                               MEEINM
                                   2, 041 -
         U46 - 16
                           U63 =
                                                               "HALTS"
         U46 - 19
                           U64 -
<u>:</u>
                    ->
                     EXTERNAL SIGNAL SYNCHRONIZER LATCH
       INV(A, [RN);
```

TABLE 60 (CONT'D)

U48 -

U09 -

3

3

1

1

```
TC273(RPU, IRS, A, AUV, O2, O3, ZERO, SIGNV, O4, K, ANCLK, O5, COUT, CON, O6, O7, READY, TSSR, O8);
```

```
"ZERO"
        U35 - 11
                   ->
                         009 - 7, 029 - 11, 032 - 11
                         U38 - 11, P10 - 9B
                         u09 - 8, U11 - 11,
                                                            "SIGN"
        U35 - 31
                   ->
                         U44 = 1, U12 = 5, P10 = 418
                                                            "COUT"
                         U09 = 13, P10 = 428
        U35 - 33 ->
                                                            "READY"
        P10 - 25B ->
                         009 - 17
                                                            "ISSR"
        P10
            - 26s ->
                         U09 - 18
                                                            "IRS"
        UU9 -
                2
                   ->
                         U72 - 14, U63 -
                         U03 -
                5
                   ->
        UU9 -
                                 3
        Uu9 =
                                 2
                   ->
                         U03 -
                ò
        U09 -
                9
                   ->
                         U03 -
                                1
ţ
        009 - 12
                   ->
                         U03 - 15
        U09 - 15
                   ->
                         UU3 - 14
        U09 - 16
                   ->
                         UO3 - 13
        UU9 - 19
                   ->
                         U03 - 12
                         UU9 -
        VCC
                   ->
                                 1
```

LATCH MICROCODE IN PIPELINE

TC273(POS,U01,RU[56],RU[55],U02,U03,RU[54],RU[4], U53,.K+32,ANCLK,U55,RU[2],RU[15],U42,U56,RU[1],RU[6], U51);

```
"U01"
U60 -
        2
           ->
                  U18 -
                          3
                                                       "J02"
Up 0 -
        5
           ->
                  018 - 13
                                                       "403"
                  U25 -
U60 -
        Ó
           ->
                                                       "U53"
U60 -
        9
           ->
                  U21 -
                          7, U21 - 10
U60 - 12
                                                       "u55"
           ->
                          5, U70 - 12
                                                       "U42"
060 - 15
           ->
                  U64 -
                                                       "U56"
U60 - 16
           ->
                                                       "U51"
U60 - 19
           ->
                  Uo1 -
                          5, 061 -
```

TABLE 60 (CONT'D)

1

```
TC175(PUS, U27, U27N, RU[30], RU[29], U28N, U28, .K+48, ANCLK, U29,
                U29N, RU[28], RU[27], U30N, U30);
                                - 48B
                                                               "U27"
                           P10
        067 -
                 2
                    ->
                                                               #U27*#
                           P10
                                 - 478. U63 -
        U67
                 3
                    ->
                                                2
                                                                "U28*"
                                - 43A, U56 -
        Up7 =
                 6
                    ->
                           P10
                                                               "u28"
        U67 -
                 7
                    ->
                           P10
                                 - 42A
                                                                "U29"
        U67 = 10
                           P10
                                 - 41A
                    ->
                                                                "U29*"
        U67 = 11
                    ->
                                                                ****
                                 - 44B, U63 - 10, U56 -
                           P10
                    ->
        007 - 14
                                                                "U30"
                                 - 498
                           P10
Ţ
         Up7 - 15
                    ->
      TC175(POS, U54, U54N, RU[3], RU[17], U40N, U40, .K+140, ANCLK, U41,
                 U41N,RU[16],RU[5],U52N,U52);
                                                                "U54"
                 2
                    ->
!
         068 -
                                                                "u54*"
         1108 -
                 3
                    ->
                                                                #U4U*#
                           u29 - 40, u32 - 40,
         U68 -
                 6
                    ->
                           035 - 40, 038 - 40
                                                                "U40"
                                      U70 - 14, U33 - 1
                 7
                    ->
                           U34 -
                                   1.
ŗ.
         U68 -
                                                                "U41"
         068 - 10
                    ->
                           U61 -
                                   3. U70 - 13
Į
                                                                "U41*"
                           045 - 19
         U68 - 11
                    ->
                                                                *052**
                           U12 - 12
         U68 - 14
                    ->
                                                                "U52"
                           U61 - 10
!
         U68 - 15
                    ->
      TC273(RPU,U37,RU[20],RU[19],U38,U39,RU[18],KU[48],
                 U09,.K+56,ANCLK,U07,RU[50],RU[49],U06,U25,
                  RU[32], RU[31], U26);
                                                                "037"
                           U03 - 9, U04 -
!
         U02 -
                 2
                    ->
                                                                "U38"
                           003 - 10, 004 - 10
         U02 -
                 5
                    ->
                                                                #U39#
                           003 - 11, 004 - 11
         U02 -
                 6
                    ->
                                                                "U09"
                           U48 - 11,
         002 -
                 9
                    ->
                                                                "U07"
         u02 - 12
                     ->
                           U11 -
                                   2.
                                                                #U08#
                           U11 - 14,
         U02 - 15
                    ->
                                                                "U25"
                                               7
                     ->
                                  9, U28 -
         UU2 - 16
                                                                "J26"
                     ->
                           U64 - 10, U28 -
         002 - 19
                           U02 -
                                   1
         VCC
                     ->
```

7.

7, U32 -

7

"U17"

1

1

į

U10 - 15

VCC

->

->

```
TC273(RPU,U10,RU[47],RU[46],U11,U12,RU[45],RU[44],
                U13, K+72, ANCLK, U14, RU[43], RU[42], U15, U16, RU[41],
                RU(39),U18);
                                                              "U10"
                          029 - 12, 032 - 12,
        U23 -
                   ->
                          035 - 12, 038 - 12
                                                              "u11"
                          029 = 13, 032 = 13,
        U23 -
                   ->
                          U35 = 13, U38 = 13
                                                              #U12#
                          029 - 14, 032 - 14,
        U23 -
                   ->
                          035 - 14, 038 - 14
        U23 -
                9
                   ->
                          029 - 26, 032 - 26,
                                                              "U13"
                          U35 - 26, U38 - 26
                                                              "U14"
                          029 - 28, 032 - 28,
        U23 - 12
                    ->
                          U32 - 28, U38 - 28
                                                              "U15"
                          U29 - 27, U32 - 27,
                    ->
        023 - 15
                          U32 - 27, U38 -
                                            27
                                                              "U16"
        023 - 16
                    ->
                          U29 -
                                  5,
                                     U32 -
                                             5.
                          U32 - 5, U38 -
                                             5
                                                              #U18#
        023 - 19
                          U29 -
                                  6, 032 -
                                             6.
                                  6, U38 -
                          U35 -
                                             'n
        VCC
                          U23 -
Į
                    ->
                                  1
      TC175(RPU, U31, U31N, RU[26], RU[24], U33N, U33, .K+88, ANCLK, U36,
                U36N, RU[21], RU[40], U17N, U17);
                          U07 -
                                  4, 005 - 3; 065 -
                                                              " u 3 1 "
                                                       כ
!
        U10 -
                    ->
                                  1, 007 - 12, 027 - 10,
                                                              "U31*"
        U10 -
                 3
                    ->
                          607 -
                          U64 -
                                  2
                                  5, U05 - 12, U14 -
                                                       15
                                                              "U33*"
        U10 -
                    ->
                          U05 -
                6
                                                              "U33"
                                 .9, 007 - 14, 014 -
                          U05 -
        U10 -
                7
                    ->
                                                              "U36"
        010 - 10
                    ->
                          U04 -
                                  7
                                                              #036*#
                          U03 -
                                  7
        U10 - 11
                    ->
                                                              "017*"
                          U11 - 15
        U10 - 14
                    ->
```

1, U29 -

U38 -

7.

1

TABLE 60 (CONT'D)

U11 -

U35 -

U10 -

```
DUTPUT
```

!

```
"u22"
                            U20 -
                                   2. U49 - 12. U56 - 9
!
         U16 -
                    ->
                                       U27
                                                                 "u04"
                            U27 -
         U16 -
                 5
                     ->
                                    1.
                                                                  "U05"
         U16
                 6
                     ->
                            U18 -
                                    2.
                                       U25
                                                2
!
                 9
                                                                 "U06"
         U16
                    ->
                            U18 - 14,
                                       U25 - 14
                                                                 "U19"
                12
                     ->
                            U20 - 10
         U16
                            UQ5 -
                                       U05 -
                                               6, 007 - 2
                                                                  "U32"
                15
                                    2,
         U16
                     ->
                                                                  "034"
                            U14
         U16
                16
                     ->
                                                                 "U35"
                            U14 - 14
         ü16 -
               19
                     ->
         VCC
                            U16 -
                     ->
```

TC175(RPU, U20, U20N, RU[37], RU[36], U21N, U21, .K+108, ANCLA, U23, U23N, RU[34], RU[33], U24N, U24);

```
U50 -
                                   2, U51 - 2, U57 -
                                                           2.
                                                                 "U20"
        U17 -
                 2
                           U58
                                   9.
                                      U56 - 11, U65 - 10,
                                                                 "U20*"
        U17 -
                           1149
                 3
                    ->
                           U19
                                  12
                                                                 "U21*"
                                  12.
                                       U56 -
                                             12
        U17 -
                 b
                    ->
                           U27
                                   9,
                                               1, U56 -
                                       U20
                                                                 "U21"
        U17 -
                 7
                    ->
                           U19
                                                                 "u23"
                           U19
                                  10.
                                       U65
         U17
                10
                    ->
                                               1
                           056
                                   5,
                                       U64
                                              13
                                                                 "023*"
        U17 -
                    ->
               11
                                   6, U65
                                                                 "u24*"
         U17 - 14
                    ~>
                           U56
                                               2
                                                                 "U24"
                    ->
                           U27
                                  13,
                                      V65 -
                                               9, 058 - 13
         U17 - 15
                           U17 -
         VCC
                    ->
                                   1
                                               1, 068 -
                                                                 "POS"
                           U60 -
                                   1.
                                      U67 -
!
         P10 - 50B
                     ->
```

END: ! ROUTINE PARTN3

END

ELUDOM ! P3

```
MODULE p4t(LANGUAGE(%BLISS36(BLISS36)
       %BL1SS32(BL1SS32)
       %BLISS16(BLISS16)),
       addressing_mode(external = long_relative,
          nonexternal = long_relative) ) =
BEGIN
GLOBAL ROUTINE ALUT : novalue =
BEGIN
    require 'GLOBAL.R32';
    require 'rtnest.r32";
     external routine tc153,tc253,tc2901a,taluout;
        ARITHMETIC LOGIC UNIT PARTITON - CONTAINS FOUR
% (
           2901A PLUS 2902 LOOKAHEAD UNIT
) የ
            TEMP, J, GND, SPAO, CN, Q01, Q31, Q02, Q32, Q03,
                                                                      433,
     LOCAL
            Q04, Q34, RAM01, RAM31, RAM02, RAM32, RAM03, RAM33, RAM04,
                       CNZ, CNBAR, PO, GO, P1, G1, P2, G2, G3,
            CNX, CNY,
            SRAM15, XX1, XX2;
                        В,
                                C, .
                                       RAM34;
               Α,
     LOCAL
                                       CPU
                                             BOARD
                                               PARTITION
        !
                                                                "SIG NAME"
                               DESTINATION
                OUTPUT.
                        SCRATCH PAD ADDRESS RESOLUTION
             J=0;
             tc153(F,U05,U03,IR09,IR01,IRU5,SPB01,GND,TEMP,IR04,IR00,
                1R08,F,U06,F);
                                U72 - 10, U29 - 18, U32 - 18,
                                                                "SPB1"
                U25 -
                      7
                                035 - 18, 038 - 18
                                027 -
                                       5
                U25 -
                       9
                          ->
                                025 - 1, 025 - 13, 025 - 15
                GND
                          ->
```

TABLE 61

"CN"

!

```
IC153(F, U05, U01, F, IR03, IR07, SPB03, GND, SPB02, IR06, IR02, F,
          U02,U06,F);
                                                            "SP803"
                           U12 - 9, U29 - 20, U32 - 20,
          U18 -
                 7 ->
                           U35 - 20, U38 - 20
                           072 - 9, 029 - 19, 032 - 19,
                                                            "SP802
                           035 - 19, 038 - 19
                           U18 - 1, U18 - 4, U18 - 12,
          GND
                     ->
                           U18 - 15
       ORR(SPB00. TEMP, U04);
                           U72 - 11, U29 - 17, U32 - 17,
           U27 -
                           U35 - 17, U38 - 17
                   MAIN PROCESSOR - RUN FOUR 2901AS IN PARALLES.
                      2902 IS SIMULATED EXPLICITLY AS GATES BETWEEN
                      2901A INVOCATIONS. FINALLY, THE 2901A IS EVALUATED
                      IN TWO PARTS - ONE CALCULATES THE OUTPUT LINE STATE
                      AND ONE CALCULATES THE CHANGE IN INTERNAL STATE OF
                      THE CHIP. THIS IS DONE TO INSURE PROPER SHIFTING
                      OPERATION.
        URR(SPAO, IROO, UO4);
                                 4, U32 = 4, U35 = 4,
           1127 - 3 ->
                                                            "SPAO"
   !
                           U29 -
   :
                           U38 -
INV(CN, U09);
              ZERO = -1;
```

TABLE 61 (CONT'D)

1148 - 10 ->

U24 - 13, U38 - 29

!

!

!

```
TC2901A(IR03,IR02,IR01,SPA0,U16,U18,U17,RAM31,RAM01,

J,ZERO,U10,U11,U12,ANCLK,Q31,SPB00,SPB01,SPB02,SPB03,

Q01,D03,D02,D01,D00,U13,U15,U14,CN,O,XX1,G0,XX1,

XX1,P0,YN00,YN01,YN02,YN03,U40N);

U24 - 3 -> U38 - 32

U24 - 4 -> U38 - 35
```

U31 - 18, U34 - 19, U46 - 14 "Y00" U38 - 36 -> U58 - 12. U28 -U31 - 17, U34 - 16, U46 - 13"Y01" U38 - 37 -> 4, U28 -U58 -" X 0 2 " U31 - 14, U34 - 15, U46 -U38 - 38 -> U51 - 12, U28 -5

U51 = 12, U28 = 5 U38 = 39 => U31 = 13, U34 = 12, U46 = 7 "Y03" U51 = 4, U28 = 6

INV(CNBAR, CN); A = ANDF(PO, GO);

b = ANDF(GO, CNBAR); NOR(CNX, A, B);

TABLE 61 (CONT'D)

!

```
TC2901A(IR03,IR02,IR01,SPA0,U16,U18,U17,RAM32,RAM02,
J,ZERO,U10,U11,U12,ANCLK,Q32,SPB00,SPB01,SPB02,SPB03,
Q02,D07,D06,D05,D04,U13,U15,U14,CNX,130,XX1,G1,XX1,
XX1,P1,YN04,YN05,YN06,YN07,U40N);
```

```
U24 -
        1
           ->
                  032 - 32
U24 -
        2
           ->
                  U32 - 35
024 - 12
           ->
                  U32 - 29
                  U32 - 21
           ->
038 - 16
U38 -
           ->
                  U32 -
                          8,
                                                       " ¥ 0 4 "
                                      9, 046 = 14,
                  U31 -
                             U34 -
032 - 36
           ->
                  U57 - 12
                             U21 -
                                      3
                                      6, U46 -
                  U31
                             U34 -
                                               13,
                                                       "¥05"
U32 - 37
           ->
                          7,
                  U57
                             U21
                  U31
                             U34 -
                                      4.
                                        U46 -
                                                 8.
                                                       "Y06"
U32 - 38
           ->
                  U50 -
                         12, U21 -
                                      5
                                                       "Y07"
                          3,
                                      2, U46 -
                                                 7,
U32 - 39
                  U31 -
                              U34 -
           ->
                  U50 -
                          4, U21 -
```

A = ANDF(P1,G1); B = AND3(P0,G1,G0);

C = AND3(CNBAR,GO,G1); NUR3(CNY,A,B,C);

TABLE 61 (CONT'D)

TC2901A(IR03, IR02, IR01, SPA0, U16, U16, U17, RAM33, RAM03, J,ZERG,U10,U11,U12,ANCLK,Q33,SPB00,SPB01,SPB02,SPB03, Q03,D11,D10,D09,D08,U13,U15,U14,CNY,260,XX1,G2,XX1, XX1,P2,YN08,YN09,YN10,YN11,U40N);

```
U29 - 29
U24 - 11
          ->
                 U29 - 32
U24 - 14
          ->
                 U29 - 35
U24 - 15
          ->
                 U29 -
          ->
U32 -
      . 8
                 029 - 21
          ->
U32 - 16
                 030 - 18, 033 - 19, 047 - 13
                                                    "80Y"
U29 - 36
          ->
                 U45 -
                       1, U46 - 4
                 U30 - 17, U33 - 16, U47 - 10
                                                    "Y09"
U29 - 37
                 u45 - 2, u46 - 3
                                                    "Y10"
                 030 = 14, 033 = 15, U47 =
029 - 29
           ->
                 U45 =
                 U30 - 13, U33 - 12, U47 -
                                                    "Y11"
029 - 39
                 U45 -
```

A = ANDF(P2,G2); B = AND3(P1,G2,G1);

C = AND4F(P0,G2,G1,G0); TEMP = AND4F(G2,G1,G0,CNBAR);

(CONT'D) TABLE 61

1

NOR4(CNZ, A, B, C, TEMP);

TC2901A(IR03,IR02,IR01,SPA0,U16,U18,U17,RAM34,RAM04, J,ZERO,U10,U11,U12,ANCLK,U34,SPB00,SPB01,SPB02,SPB03, Q04,D15,D14,D13,D12,U13,U15,U14,CNZ,390,SIGNV,XX1,COUT, AUV,XX2,YN12,YN13,YN14,YN15,U40N);

```
U24 -
          ->
                 U35 - 29
          ->
1j29 -
                 U35 -
       8
                        9
                 035 - 21
U29 - 16
          ->
                                              5,
035 - 36
          ->
                 U30 = 8, U33 = 9, U45 =
                                                    "Y12"
                 U54 - 13
U35 - 37
           = >
                 U30 -
                       7, U33 = 6, U45 = 16,
                                                    "Y13"
                 U54 - 10
                 U30 -
                        4, 033 -
                                   5, U45 - 17,
                                                    "Y14"
035 - 38
                 U54 -
                        6.012 - 2
                                                    "Y15"
035 - 39
                 U30 -
                        3, 033 -
                                   2, 045 - 18,
                        3, U12 = 1, U14 = 3
                 U54 -
```

DETERMINE PROPER BITS FOR SHIFT OPERAIONS

AORR (GBIT, IND, SIGNV);

```
! U12 - 6 -> U11 - 12, U14 - 13 "QBIT"
```

XORR (TEMP, SIGNV, AOV);

```
! U44 = 3 -> U11 - 5
```

TC253(U17, U07, SQ00, IND, TEMP, F, SRAM15, GND, SQ00, F, SIGNV, QBIT, T, U08, U17N);

```
!
         U11 -
                7
                    ~>
                           035 -
                                   8
                                                               "SRAM15"
         U11 -
                 9
                           U11 -
                                   3, 004 - 15, 038 - 21
                                                               "SQ00"
                    ->
         GND
                           U11 -
                                  6, U11 - 10
                    ->
```

EVALUTING BIDIRECTIONAL LINES BY ORING TOGETHER ALL

! OUTPUTS ON EACH LINE.

SQ00 = .SQ00 AND .Q01; Q02 = .Q02 AND .Q31; Q03 = .Q03 AND .Q32; Q04 = .Q04 AND .Q33; SRAM = .Q34 AND .RAM01; RAM02 = .RAM02 AND .RAM31; RAM03 = .RAM03 AND .RAM32; RAM04 = .RAM04 AND .RAM33; SRAM15 = .SRAM15 AND .RAM34;

EVALUATE THE INTERNAL STATES OF THE CHIP (Q REG AND RAM) NOW THAT THE PROPER VALUES ARE ON THE

CARRY AND SHIFT LINE

TALUUUT(SQUO, QO2, SRAM, RAMO2, 0);

TALUUUT(Q02,Q03,RAM02,RAM03,130);

TALUUUT(Q03,Q04,RAM03,RAH04,260);

TALUOUT(GO4, SRAM, RAMO4, SRAM15, 390);

END:

END ELUDOM

TABLE 61 (CONT'D)

OUTPUT	DESTINATION	"SIG NAME"
U20 - 3	-> U50 - 14, U51 - 14, U57 - 14, U58 - 14	"FMEA3"
US8 - 7	-> U43 - 19	"DD01"
058 - 9	-> U43 - 21	"0000"
VCC	-> U58 - 3, U58 - 13	
GND	-> U58 - 15	
1151 - 7	-> U43 - 15	"DD03"
U51 - 9	-> U43 - 17	"DD02"
VCC	-> U51 - 3, U51 - 13	
1157 - 7	-> U42 - 19	"DD11"
U57 - 9	-> U42 - 21	"10חט"
VCC	-> U57 - 3, U57 - 13	# c 5 4 3 4
1150 - 7	-> U42 - 15, U49 - 10	"0013"
U50 - 9	-> U42 - 17	"DD12"
vcc	-> U5U - 3, U5U - 13	"FMEA1"
U56 - 13	-> U54 - 1, U47 - 1	
U49 - 8 U49 - 11	-> U49 - 13 -> U54 - 15, U47 - 15	"FMEA2"
049 - 11	-> U39 - 15	"0033"
054 - 7	-> U39 - 17	"DD32"
1154 - 9	-> U39 = 19	"uD31"
1154 - 12		"DD30"
VCC	-> U54 - 2, U54 - 5	
	U54 - 11, U54 - 14	
047 - 4	-> U40 - 15	"DD23"
1147 - 7	-> u40 - 17	"DD22"
047 - 9	-> U40 - 19	"DD21"
U47 - 12	-> U40 - 21	"DD20"
vc c	-> U47 - 2, U47 - 5,	
	U47 - 11, U47 - 14	
U19 - 8	-> U39 - 5, U40 - 5,	u T 3 u
	U42 - 5, U43 - 5,	
	P10 - 14A	
027 = 11	-> U64 - 12	"11"
1164 - 11	-> U39 - 3, U40 - 3, U42 - 3, U43 - 3,	4 1
	P10 - 40A	•
U41 - 4	-> U39 - 7, U17 - 9, U29 - 15,	"A*"
041 - 4	040 - 7, 010 - 11, 032 - 15,	••
	042 - 7, 010 - 9, 035 - 15,	
	043 - 7, 023 - 11, 038 - 15,	
	02 - 11, 053 - 11, 060 - 11,	
	U9 - 11, U67 - 9, U68 - 9,	
	028 - 2, 021 - 2, 046 - 11,	
•	P09 - 30B	
GND ->	U41 - 6	
P10 = 88	-> U39 - 22, U40 - 22, U42 - 22,	"GMAR"
11 . 3 . 4 .	U43 - 22	
U43 ~ 13	-> U42 - 23 -> 010 - 44	"#E094M"
U43 - 14 U43 - 16	-> P10 - 48 -> P10 - 5B	"MAR02*"
743 = 18	-> P10 - 6P	"MARO1*"
1143 - 20	-> P10 - 7R	"MAROO*"
ACC	-> U43 - 23	
U42 - 13	-> U40 - 23	
1142 - 14	-> P10 - 13e	"MARO7*"
1142 - 16	-> P10 - 150	"MAR06*"
		_

```
U42 - 18
          -> P10 - 168
                                                   "MAROS*"
U42 - 20
          -> P10 - 17B
                                                   "MARO4*"
U40 - 13
          -> U39 - 23
U40 - 14
          -> P10 - 356
                                                   "MAR11*"
U40 - 16
          -> P10 - 36B
                                                   "MAR10*"
U40 - 18
          -> P10 - 386
                                                   "MAR09*"
U40 - 20
          -> P10 - 398
                                                   "AAR08*"
039 - 14
          -> P10 - 528
                                                   MMAR15**
U39 = 16
          -> P10 - 53B
                                                   "MAR14*"
          -> P10 - 54b
U39 - 18
                                                   "MAR13*"
U39 - 20
          -> P10 - 56B
                                                   "MAR12*"
056 - 10
          -> U50 -
                    1, 050 - 15, 065 - 11,
                                                   #E7DI*#
             U51 -
                    1, 051 - 15, 057 - 1,
             057 - 15, 058 - 1, 019 - 13
U19 - 11
          -> U39 -
                    1, 040 - 1, 042 -
                                         1.
                                                   "EX*"
                    1, U65 - 13, P10 -
                                         7 A .
             u43 -
                                                   "12"
U56 -
          -> U39 -
                     4, 040 - 4, 042 - 4,
                     4. P10 - 16A.
             143 -
                     1, U37 - 1, U48 - 5
                                                   "EDR*"
U65 -
       8
          -> U36 -
048 -
          -> U39 -
                     6, 040 - 6, 042 - 6,
                                                   "EDR"
       ò
                     6, P10 - 26A
             u43 -
          -> 032 - 22, 042 - 11
                                                   "D07"
U37 -
       2
          -> U32 - 23, U42 - 10
                                                   "D06"
U37 -
       5
          -> U32 - 24, U42 - 09
                                                  "D05"
U37 -
       6
          -> U32 - 25, U42 - 08
                                                  "D04"
037 -
       9
037 - 12
          -> U38 - 22, U43 - 11
                                                  "003"
U37 - 15
          -> u36 - 23, u43 - 10
                                                  "D02"
          -> U38 - 24, U43 - 09
                                                 "1001"
U37 = 16
U37 - 19
          -> 038 - 25, 043 - 08
                                                  "000"
U36 -
      2
          -> ü35 - 22, ü39 - 11
                                                  "D15"
U36 -
          -> U35 - 23, U39 - 10
                                                  7014
       5
          -> U35 - 24, U39 - 9
                                                   "013"
U36 =
       6
                                                 "012"
U36 - 9
          -> U35 - 25, U39 - 8
                                                  "D12"
U36 - 12
          \Rightarrow 029 - 22, 040 - 11
                                                   70107
U36 - 15
          \Rightarrow 029 \Rightarrow 23, 040 \Rightarrow 10
          -> U29 - 24, U40 - 9
                                                   "D09"
U36 - 16
U36 - 19
          -> U29 - 25, U40 -
                                                   "BOS"
056 - 1
          -> U20 -
P10 - 17A -> U63 - 12
U63 - 8
          -> U20 - 13
VCC
           -> 463 - 13
P10 - 11B -> U20 - 5, U2U - 12,
                                                   "Al"
              U41 = 5, U65 = 4
U20 -
          -> U33 - 11, U34 - 11, P10 - 20B
                                                   "TIH*"
       6
          -> U30 - 11, U31 - 11, P10 - 188
                                                   "TUR"
U20 -
U20 - 11
           -> U36 - 11, U37 - 11, P10 - 198
                                                   "TDR*"
P10 - 29B -> U30 -
                    1, 331 -
                              1
                                                   "DATO7"
U31 -
       2
          -> U34 -
                     3, U37 -
                               3, 071 - 12,
              P10 - 13A
U31 - 5
           -> U34 -
                    4. 037 -
                               4. U71 - 11.
                                                   "DATO6"
              P10 - 39A
           -> U34 -
                                          2,
                                                   "DATOS"
U31 -
                    7. U37 -
                                7, 071 -
              P10 - 12A
           -> u34 - 8, u37 -
                                                   "DA104"
U31 -
                               8, 071 -
                                          3,
              P10 - 11A
                                                   "DAT03"
U31 - 12
           -> U34 - 13, U37 - 13, U19 -
                                          1,
              P10 - 21B
031 - 15
           -> U34 - 14, U37 - 14, U27 -
                                          9,
                                                   "DATO2"
              P10 - 22B
          -> 034 - 17, 037 - 17, 007 - 5,
                                                   "DATO1"
031 - 16
                     9A
              P10 -
```

```
"001AU"
          -> U34 - 18, U37 - 18, U07 - 11,
031 - 19
             P10 - 27B
                                                   "DAT15"
                               3, P10 - 38A
          -> ij33 =
                     3, U36 -
U30 -
       2
                                                   "DAT14"
                               4, P10 - 36A
          -> U33 -
                     4, U36 -
U30 -
       5
                               7, P10 - 33A
                                                   "DAT13"
                     7, 436-
          -> u33 -
U30 -
       6
                                                   "DAT12"
                     8, 436 -
                                8, P10 - 31A
          -> U33 -
U30 -
       9
                                                   "DAT11"
          -> U33 - 13, U36 - 13, P10 - 318
U30 - 12
                                                   "DAT10"
          -> U33 - 14, U36 - 14, P10 - 34A
U30 - 15
          -> U33 - 17, U36 - 17, P10 - 338
                                                   "DATO9"
U30 - 16
                                                   "BOTAG"
          -> U33 - 18, U36 - 18, P10 - 348
U30 - 19
           ->  014 - 10, 035 - 16
                                                   "SRAMOO"
U38 -
       9
                     8, 013 -
           -> u05 -
U14 -
       7
          -> 005 - 11, 013 - 12
U14 -
                     4, 014 - 12
VCC
           -> U14 -
                     5, U14 - 11
GND
           -> U14 -
           -> U13 -
                     .3
U5 - 10
           -> U13 - 11
05 - 13
                                                   "A"
                    1, U13 - 13, U6 - 13,
P10 - 23E -> U13 -
              U06 -
                     3, U11 - 4, U12 -
                                         4,
U13 -
       b
           -> u04 -
                     6, U44 - 5, P10 - 1A
              U14 -
                                                    "#UND*"
           -> P10 -
                     313
U13 -
       5
                                                    "LINK"
           -> 004 - 2, P10 - 28
U13 -
        8
           -> 013 - 4, 013 - 10
VCC
           -> u7 - 3
        3
U12 -
                                                    "AUV"
           -> U48 - 1, U7 - 6, U44 - 2,
      34
              U9 - 4, P10 - 30A
           -> U7 - 10
U48 -
        2
           -> U7 - 15
UU5 -
        1
        7
           -> ü06 -
U07 -
U07 -
        9
           -> U06 - 3
           -> U07 - 13
GND
                     2, U19 - 4, U64 -
        4
              U19 -
U05 -
              u65 -
           -> U19 -
                     -5
U27 -
U19 -
        3
           -> U06 - 12
           -> 006 - 11
U19 -
        6
U64 -
        3
           -> U62 -
                      1
                                                    "F() \*"
U06 -
        5
           -> u04 -
                      1
                                                    "FOV"
           -> U72 - 15, P10 - 35A
U06 -
        6
                                                    "PFEI*"
                    5, J72 - 1, P10 - 5A
           -> U63 -
U06 -
        8
                                                    "NPFEI*"
           -> U41 - 12
UU6 -
        9
                      4, 006 - 10
VCC
           -> u06 -
                     1, 071 = 13
           -> U71 -
U65 -
                                                    "IAM#"
           -> P10 - 27A
U62 -
        3
           -> U62 -
                      2
GND
                                                    "FLAG1"
 U71 -
           -> U72 - 13, P10 - 3A
        6
                                                    "FLAG2"
           -> U72 - 12, P10 - 10A
 U71 -
                      4, 071 - 10
 VCC
           -> U71 -
           -> U28 - 9
 U64 -
        5
           -> U28 - 10
 GND
                                                    "RPTOV*"
           -> U04 - 14, U61 -
 U28 -
       15
                   - 37A
               P10
           -> U12 - 10
 U72 -
        6
           -> U72 -
                      7
 GND
                                                    "EXT1"
        2A -> U72 -
                      4
 P10 =
                                                    "EXT2"
        3A -> U72 -
                      3
 P10 -
                                                    "EXT3"
        4A -> U72 -
                     2
 P10 -
                                                    "CON"
           -> 009 - 14
 U12 -
        8
                                                    "HLTLP"
                   - 6A
 065 - 12
            -> P10
                                                    "SAT*"
 P10 - 245 -> 004 - 13
```

```
-> u49 -
U04 -
       6
                    1
VCC
          -> U04 -
U03 -
       h
          -> U49 -
                     2
U49 -
       3
           -> U70 - 11, U12 - 13,
                                                    "COND"
              P10 - 18A
          -> u49 - 4, U61 - 13
                                                    "HALTM*"
U64 -
       6
                                                    "ARM"
P10 - 24A -> U63 - 1
           -> 049 - 5
Uo3 -
       Ő
           -> U7U - 10°
U49 -
       6
                                                    "TEST*"
P10 = 19A => 046 = 13
048 - 12
           -> U70 - 15
U/0 -
           -> 053 - 1, P10 - 23A
                                                    "EBCH*"
       1
           -> U45 - 15, P10 - 22A
                                                    "ESTRT+"
U79 ÷
       2
                                                    "ESPC*"
U70 -
       3
           -> U69 -
                    1, U69 - 15, P10 - 21A
U70 -
           \Rightarrow U61 = 1, U61 = 15, P10 = 20A
                                                    "ELSB*"
                     4, 062 - 10
                                                  · # 包水S6 * *
U70 -
           -> U62 -
       5
                                                    MSBM
u70 -
           -> U61 -
       б
                                                    "SA"
U70 -
       7
           -> U61 - 14, U41 -
                                2
                     1, U21 - 9, P10 - 15A
                                                    "E118*"
U70 -
       9
           -> u46 -
           -> U61 - 11, U61 - 12
U12 - 11
                      7, U15 -
                                2, U52 -
                                                    "UMA1"
Ub1 -
       7
           -> u45 -
                                           2.
                                2, UZ2 - 2,
              U08 -
                      2, U59 -
                                2. P10 - 54A
              066 -
                      2, U01 -
                                1, U52 -
                                                    "UMAO"
U61 -
        9
           -> U45 -
                      6, U15 -
                                          1,
              U06 -
                      1, 459 -
                                1, 022 -
                                           1,
                      1, 001 -
              U60 -
                                1, P10 - 55A
           -> 469 -
                                4, 869 -
GND
                     2, 1169 -
                                          6, 869 - 10,
              069 - 12, 069 - 14
U69 -
           -> U45 -
                     8, U15 -
                                 3, 052 - 3,
                                                    "UMA2"
                                3, 022 - 3,
                      3, U59 -
              U08 -
              U66 -
                      3, u01 -
                                3, 053 - 19,
              P10 - 53A
                               4, U52 - 4.
                                                    "UMA3"
U69 -
        7
           -> U45 -
                     9, U15 -
                      4, 059 = 4, 022 = 4,
              U08 -
              U66 -
                     4, U01 -
                                4. U53 - 16.
              P10 - 52A
                                                    "UMA4"
           -> U45 - 11, U15 -
                               5, U52 - 5,
U69 -
        5
                                5, 622 - 5,
                     5, U59 -
              U09 -
              U66 -
                                5, 053 - 15,
                      5, 001 -
              P10 - 51A
                                                    "UMA5"
U69 -
        3
           \Rightarrow 045 \Rightarrow 12, 015 \Rightarrow 16, 052 \Rightarrow 16,
              008 - 16, 059 - 16, 022 - 16,
              u12 - 16, u66 - 16, u53 - 12,
              P10 - 50A
                                                    "UMA6"
           -> U45 - 13, U15 - 17, U52 - 17,
069 - 11
              008 - 17, 059 - 17, 022 - 17,
              066 - 17, 001 - 17, 053 - 9,
              P10 - 49A
           \Rightarrow 045 = 14, 015 = 18, 052 = 18,
                                                    "UMA7"
Ub9 - 13
              J08 - 18, U59 - 18, U22 - 18,
              066 = 18, 001 = 18, 053 = 6,
              P10 - 48A
           -> U62 - 5, U62 -
                               9
GND
                                                    "UMAS"
           -> U15 - 19, U52 - 19, U53 - 5,
U62 -
              008 - 19, 022 - 19, 059 - 19,
              u66 - 19, ú01 - 19, ₽10 - 47A
           \Rightarrow 015 - 15, 052 - 15, 053 - 2,
                                                    "UMA9"
U62 -
              008 - 15, 022 - 15, 059 - 15,
              ü66 - 15, ü01 - 15, P10 - 46A
           -> U68 - 13
U52 -
        6
U52 -
           -> u60 - 18
```

TARLE 62 (CONT'D)

```
-> u53 -
                        7
U52 -
        8
               U53 -
U52 -
        9
            ->
               U53 -
                      13
U52 -
      11
            ->
               U53 -
U52 -
       12
            ->
                      14
U52 - 13
            ->
               ü53
                       17
            -> U53 - 18
U52 -
       14
               060
U59 -
        6
            ->
               U60
                       1 7
U59
        7
            ->
U59
               U60
                        3
        8
            ->
U59
               U60
                        4
        y
            ->
                        7
               060
U59 -
       11
            ->
                        8
U59
    -
       12
            ->
               U60
                        3
U59
               U53
    •
       13
            ->
U59 =
               U53
                        4
       14
            ->
                       12
               U68
                    •
066
            ->
    -
        6
466
        7
               U60
                       14
            ->
               u67
                        4
066
            ->
        ä
                        5
                U67
U06
        9
            ->
                    - 12
            ->
               U67
066
       11
U66 -
       1.2
            -> U67
                       13
            -> U68
                        4
Uo6 =
       13
            -> U68
                        5
U66
       14
               U02
                        3
U01
    -
        6
            ->
                     -
                        4
            ->
               u02
U01
     •
         7
                        7
UÓI
            -> U02
                     •
         8
                        8
         9
            -> u02
UU1
            ->
                002
                     - 13
U01
     -
       11
                     -
U 0 1
     .
       12
            ->
                U02
                       14
                     - 17
U01
     -
       13
            -> U02
            -> U02 -
001
     •
       14
                       18
U22 -
            ->
               u23 -
                         3
         6
               U23
                         4
U22
     •
            ->
         7
                         7
U22
     •
            ->
                u23
         8
            ->
               U23
                         8
U22
     •
         9
             -> U23
                    •
                      13
U22
     -
       11
U22
     -
             -> 023 - 14
       12
U22
             -> U23
                    - 17
        13
U22
     •
        14
             -> U23
             -> u16 - 13
800
     •
         6
ប្បទ
     -
         7
            -> 016 - 14
008
             -> U16 - 17
     -
         8
               ü16 -
800
         9
             ->
                       18
800
     - 11
             -> U10
                         4
                         5
             -> U10 -
U 0 8
        12
     •
008
       13
             -> U10
                    - 12
     -
             -> U10
                    - 13
008
     •
        14
U15
             -> U17
                         4
         6
         7
             -> U17
                         5
 U15
     -
             -> U17
                    -
                        12
 V15 -
         8
                        13
 J15
         9
             -> U17 -
 U15
     - 11
             ->
                U16
                     -
                         3
 015 - 12
             ->
                U16
                         4
                         7
 U15 -
       13
             ->
                U16
 U15 -
       14
             ->
                U16
                         8
                                                           "IR07"
     -
             -> U50
                     •
                         5, 018 -
 021
        11
                                                           "IR06"
                        11, 018 -
                                    10
 U21 -
             ->
                U50
        12
                                                           "1R05"
 021 - 13
                     -
                U57
                         5, 425 -
                                     6
             ->
                                                           "IRO4"
                       11, 025 - 10
                U57 -
 U21 -
             ->
       14
                 U21
 VCC
             ->
                         1
                                                           "HALT*"
                U48
                         9
 P10 -
        25A
             ->
 U41 -
         1
             -> 041 - 11
```

```
-> U46 - 17
041 - 13
U48 -
          -> U46 - 18
       6
                                                 "1K09"
          -> 025 - 4, P10 - 45B
U46 -
                                                "IR08"
          -> U25 - 12, P10 - 408
U46 -
                                                 "IR03"
                    5, U29 -
U46 -
       6
          -> 018 -
                             1,
             U32 -
                    1, 035 -
                              1,
                    1, 051 - 5, 051 - 6,
             U38 -
             u57 -
                    6, u57 - 10, u50 - 6,
             U50 - 10, P10 - 51B
                                                 "IR02"
          \Rightarrow U18 = 11, U51 = 10,
U46 -
             U51 - 11, U29 -
                               2,
             U32 - 2, U35 -
                                         2,
                              2, U38 -
             P10 - 43B
                              5,
                                                 "IRO1"
          -> U25 - 5, U58 -
046 - 12
             U58 =
                    6, U29 -
                               3,
                    3, U35 -
                              3, U38 -
                                         3,
             U32 -
             P10 - 12B
046 - 15 -> 025 - 11, 058 - 10,
                                                 "IR00"
             U58 - 11, U27 - 2,
             P10 - 10B
                                                 "FEIN"
046 - 16
          -> U63 - 2, U41 - 3
                                                 "HALTS"
U46 - 19
          -> U64 -
                     4
P10 - 29A -> U48 -
                    3
                                                 "IH*"
          -> U09 -
U48 -
      4
                     3
          -> U09 - 7, U29 - 11, U32 - 11
                                                "ZERO"
U35 - 11
             U36 - 11, P10 - 9B
          -> U09 - 8, U11 - 11,
                                                 "SIGN"
035 - 31
             044 - 1, 012 - 5, P10 - 418
                                                 "COUT"
          -> U09 - 13, P10 - 425
U35 - 33
                                                 "READY"
P10 - 258 -> U09 - 17
                                                 "TSSR"
P10 - 26B -> U09 - 18
                                                  "IKS"
U09 -
          -> u7.2 - 14, U63 - 4
       2
U09 -
          -> u03 -
                    3
       5
          -> U03 -
                     2
UU9 -
       6
U09 -
       9
          -> U03 -
009 - 12
          -> U03 - 15
          -> U03 - 14
U09 - 15
U09 - 16
          -> U03 - 13
          -> u03 - 12
U09 - 19
VCC
          -> 009 -
                    1
                                                  "001"
          -> U18 - 3
      2
U60 =
                                                  #U02"
UóO -
      5
          -> U18 - 13
                                                  MU03M
U60 -
          -> ü25 -
                    3
      6
          -> U21 - 7, U21 - 10
                                                  "053"
U60 -
      9
                                                  "u55"
U60 - 12
          ->
                                                  "U42"
          \Rightarrow U64 - 5, U70 - 12
060 - 15
                                                  "u56"
U00 - 10
          ->
                                                 "051"
          \Rightarrow 061 = 5, 061 = 6
U60 - 19
                                                  "027"
                  - 48B
Uo7 -
      2
          -> P10
                                                  "U27*"
                  -47B, 063 - 9
Uo7 -
       3
          -> P10
                  - 43A, U56 -
                                                  "026*"
U67 -
      6
          -> P10
                                                  "U28"
                   - 42A
Uo7 -
      7
          -> P10
                                                  "U29"
067 - 10
          -> 210
                   - 41A
                                                  "u29*"
U67 - 11
          ->
                                                  ##30*#
          -> P10 - 44B, U63 - 10, U56 - 3
U67 - 14
                                                  "030"
067 - 15
          -> P10
                   - 49B
068 -
          ->
                                                  "u54"
       2
                                                  "U54*"
U68 -
       3
           ->
          \Rightarrow u29 - 40, u32 - 40,
                                                  *U40**
U68 -
              u35 - 40, u38 - 40
          -> U34 - 1, U7U - 14, U33 - 1
                                                 "U40"
U68 - 7
```

```
"U41"
          -> U61 - 3, U70 - 13
U68 - 10
                                        " "U41 * "
          -> U45 - 19
U68 - 11
                                                   "U52*"
          -> U12 - 12
U68 -
      14
                                                   "u52"
          -> u61 - 10
U68 -
      15
                                                   "037"
          -> 003 - 9,004 - 9
U02 -
       2
                                                   "U38"
UÚ2 -
       5
          \Rightarrow 003 - 10, 004 - 10
                                                   "U39"
          -> 003 - 11, 004 - 11
002 -
       6
                                                   #U05#
          -> U48 - 11,
U02 -
      9
                                                   "U07"
                     2,
          -> U11 -
002 - 12
                                                   "U08"
          -> U11 - 14,
002 - 15
                                                   "025"
                               7
          -> U64 -
                    9, U28 -
U02 - 16
                                                   "U26"
          -> U64 - 10, U28 - 1
002 - 19
VCC
          -> G02 -
                    1
                                                   "U10"
          -> U29 - 12, U32 - 12,
U23 -
              035 - 12, 038 - 12
                                                   "011"
       5
          \rightarrow u29 - 13, u32 - 13,
U23 -
              u35 - 13, u38 - 13
                                                   "012"
           -> U29 - 14, U32 - 14,
U23 -
       6
              U35 - 14, U38 - 14
                                                   "U13"
U23 -
       9
           -> U29 - 26, U32 - 26,
              U35 - 26, U38 - 26
                                                   "114"
           -> U29 - 28, U32 - 28,
023 - 12
              U32 - 28, U38 - 28
                                                   "015"
           -> U29 - 27, U32 - 27,
023 - 15
              U32 - 27, U38 - 27
                                                   "116"
                     5. U32 -
023 - 16
           -> U29 -
                               5,
              U32 -
                     5, U38 -
                               5
                                                   "U18"
023 - 19
           -> u29 -
                     6, U32 -
                                6.
                     6, 338 -
              U35 -
                                b
VCC
           -> U23 -
                     1
                     4, 005 - 3, 065 - 5
                                                   "U31"
        2
           -> ü07 -
U10 -
           -> U07 - 1, U07 - 12, U27 - 10,
                                                   "431*"
       3
U10 '-
                     2
             'U64 -
                     5, 005 - 12, 014 - 15
                                                   #133*#
U10 -
           -> 005 -
        b
                                                   "U33"
                     9, 007 - 14, 014 - 1
           -> U05 -
U10 -
       7
                                                   #U36#
U10 - 10
           -> U04 -
                     7
                                                 · "U36*"
U10 - 11
           -> UO3 -
                     7
                                                   #u17*#
           -> U11 - 15
U10 - 14
                    1, 029 - 7, 032 - 7,
                                                   "017"
           -> U11 -
U10 - 15
              u35 -
                     7, 438 -
                               7
VCC
           -> u10 -
                     1
                     2, U49 = 12, U56 = 9
                                                 · "U22"
U16 - 2
          -> U20 -
                                                   #004#
                    1, 027 -
                                4
          -> U27 -
U16 - 5
                                                   "u05"
                                2
           -> u18 -
                     2. 025 -
U16 -
        6
                                                   "u06"
           -> U18 - 14, U25 - 14
U16 -
       9
                                                   #U19#
U16 - 12
           -> u2u - 10
                     2, 005 - 6, 007 - 2
                                                   "632"
           -> UU5 -
U16 - 15
                                                   "U34"
           -> U14 -
                     2
U16 - 16
           -> U14 - 14
                                                   "U35"
U16 - 19
 VCC
           -> U16 -
                     1
                     2, U51 - 2, U57 -
                                         2.
                                                   "U20"
           -> u50 -
U17 -
        2
                     2
              U58 -
                                                   "U2U*"
           -> 049 - 9, 056 - 11, 065 - 10,
 U17 -
        3
              019 - 12
                                                   "U21*"
           \Rightarrow 027 = 12, 056 = 12
 U17 - 6
                     9, 020 - 1, 056 - 8
                                                   "U21"
           -> u19 -
 U17 -
       7
                                                   "u23"
           -> U19 - 10, U65 - 1
 017 - 10
                                                   #023*#
 U17 - 11
           -> u56 -
                     5, 064 - 13
                                                   "024*"
                      6, 065 -
                               2
 U17 - 14
           -> U56 -
                                                   "u24"
           -> U27 - 13, U65 -
                                9.058 - 13
 U17 - 15
           -> u17 - 1
 VCC
                   TABLE 62 (CONT'D)
```

```
P10 - 508 -> U60 - 1, U67 - 1, U68 - 1
                                                     "POS"
           -> 072 - 10, 029 - 18, 032 - 18,
U25 -
       7
                                                     "SPB1"
              U35 - 18, U38 - 18
       9
           -> U27 -
U25 -
                      1, U25 - 13, U25 - 15
           -> u25 -
GND
           \rightarrow U12 - 9, U29 - 20, U32 - 20,
                                                     "SP803"
U18 -
              U35 - 20, U38 - 20
                                                     "SP602
U18 -
           \Rightarrow u72 \Rightarrow 9, u29 \Rightarrow 19, u32 \Rightarrow 19,
               U35 = 19, U38 = 19
           -> U18 - 1, U18 - 4, U18 - 12,
GND
              018 - 15
           -> U72 - 11, U29 - 17, U32 - 17,
                                                     "SPBO"
U27 -
              U35 - 17, U38 - 17
                                                     "SPAO"
        3
           +> \cup 29 + 4, \cup 32 + 4, \cup 35 + 4,
U27 -
              U38 -
                                                     "CN"
048 - 10
           -> u24 - 13, u38 - 29
           -> U38 - 32
U24 -
        3
           -> u38 - 35
U24 -
        4
           -> U31 - 18, U34 - 19, U46 - 14
                                                     MY00 M
038 -
      36
              U58 - 12, U28 -
                                3
           -> U31 - 17, U34 - 16, U46 - 13
                                                     "Y01"
U38 - 37
              U58 -
                     4, 028 -
           -> U31 - 14, U34 - 15, U46 -
                                                     "Y02"
U38 - 38
                                           8
              U51 - 12, U28 -
0.38 - 39
           -> u31 - 13, U34 - 12, U46 -
                                           7
                                                     "Y03"
              U51 - 4, u28 -
                                 6
           -> U32 - 32
U24 -
       1
           -> u32 - 35
U24 -
        2
U24 = 12
           -> u32 - 29
                     21
U38 - 16
           -> U32 -
U38 -
       - 8
           -> u32 -
                     9.
                                                     "Y04"
U32 - 36
           -> U31 -
                      8, U34 - 9, U46 - 14,
               U57 - 12, U21 -
                                 3
                                                     #Y05#
U32 - 37
           -> u31 -
                      7, U34 -
                                 6, U46 - 13,
              U57 -
                      4, 421 -
                                 4
                      4, 034 -
                                            8.
                                                     "Y06"
032 - 38
           -> U31 -
                                 4, U46 -
               USO - 12, U21
                                 5
                                                     "Y07"
                      3, U34 -
                                            7.
032 - 39
           -> u31 -
                                 2. U46 -
               U50 -
                     4, U21 -
                                 ő
U24 - 11
           -> U29 - 29
U24 - 14
           -> U29 - 32
U24 - 15
           -> U29 - 35
           -> U29 -
                     9
U32 -
           -> 029 - 21
U32 - 16
           -> U30 - 18, U33 - 19, U47 - 13
                                                     "X08"
U29 -
      30
                     1, U46 - 4
               U45 -
           \Rightarrow 030 = 17, 033 = 16, 047 = 10
                                                      "YU9"
U29 - 37
                     2, ü46 - 3
               U45 -
           -> u30 - 14, u33 - 15, U47 -
                                                      "Y10"
029 - 29
               u45 -
           \Rightarrow 030 - 13, 033 - 12, 047 - 3
                                                      "Y11"
029 - 39
               U45 -
                      4
U24 -
        9
           -> U35 - 29
U29 -
           -> 035 -
                     9
       8
U29 - 16
           -> U35 - 21
                                           5,
                                                      "Y12"
                     8, 433 - 9, 445 -
035 - 36
           -> U30 -
               U54 = 13
                      7, U33 = \frac{1}{6}, U45 = 16,
                                                      "Y13"
U35 - 37
           -> U30 -
               U54 = 10
                                                      "Y14"
035 - 38
           -> U30 -
                      4, 033 - 5, 045 - 17,
               054 - 6, 012 - 2
```

TABLE 62 (GONT'D)

```
-> U3U - 3, U33 - 2, U45 - 18,
                                                 " ¥ 15"
U35 - 39
             u54 - 3, u12 - 1, u14 - 3
          -> U11 - 12, U14 - 13
                                                 "GBIT"
U12 -
       6
          -> U11 - 5
U44 -
       3
                                                 "SRAM15"
          -> U35 -
U11 -
          -> U11 - 3, U04 - 15, U38 - 21
                                                 "SQUO"
U11 -
          -> U11 - 6, U11 - 10
GND
```

TABLE 62 (CONT'D)

CPU BOARD CONNECTUR PINS

CONN PIN	SIG IDENT	IC PIN	FUNCTION
J10-1A	IND	U13 - 6	OUTPUT
J10-1B	GND		
J10-2A	EXT1	u72 - 4	INPUT
J10=2B	LINK	U13 - 8	OUTPUT
J10-3A	EXT2	U72 - 3	INPUT
J10-3B	IND*	U13 - 5	INPUT
J10-4A	ЕХТ3	U72 - 2	INPUT
J10-4B	MARO3*	U43 - 14	OUTPUT
J10-5A	PFEIN	uo6 - 8	109700
J10=5B	MAR02*	U43 - 16	OUTPUT
J10-6A	HLTP*	U65 - 12	OUTPUT
J10-66	MAR01 *	U43 - 18	OUTPUT
J10-7A	EX*	u19 - _11	CUTPUT
J10-78	MAROO*	U43 - 20	OUTPUT
J10-8A	FLAG1	U71 - 6	OUTPUT
J10-8B	QMAR*	U39 - 2 2	INPUT
J10-9A	DATO1	U37 - 17	1/0
J10-9B	ZERO	U09 - 7	OUTPUT
J10-10A	FLAG2	U71 - 8	OUTPUT
J10-10B	IKOU	U25 - 11	TUSTUO
J10-11A	DATO4	U37 - 8	1/0
J10-118	AI ·	U20 - 5	INPUT
J10=12A	DAT05	U37 - 7	1/0
J10-128	IRO1	U25 = 5	OUTPUT
J10-13A	DAT07	⊍37 → ⋅ 3	1/0
J10-13B	MARO7*	U42 - 14	OUTPUT
J10-14A	τ3	019 - 8	lugtuo
J10=148	GND	TABLE 63	

J10-15A	ETIR*	U46 - 1	OUTPUI
J10-15B	MARO6*	U42 - 16	OUTPUT
J10-164	12	U56 - 4	OUTPUT
J10-16B	MARO5*	U42 - 18	OUTPUT
J10-17A	*IMD	Uo3 - 12	INPUT
J10+17B	MARU4*	U42 - 20	OUTPUT
J10-18A	CUND	U49 - 3	OUTPUT
J10=18B	TUR*	U20 - 8	OUTPUT
J10-19A	TEST*	U48 - 13	INPUT
J10-19B	TDP*	U20 - 11	OUTPUT
J10-204	ELSB*	U70 → 4	OUTPUT
J10-20B	TIB*	U20 - 6	OUTPUT
J10-21A	ESPC*	U70 - 3	TUSTUO
J10-21B	DAT03	U37 - 13	1/0
J10-22A	ESTRT*	U70 - 2	OUTPUT
J10-228	DATO2	U37 - 14	1/0
J10-23A	EBCH*	U70 - 1	DUTPUT
J10-23B	A · ·	U13 - 1	INPUT
J10-24A	ARM	U63 - 1	INPUT
J10-248	SAT*	U04 - 6	INPUT
J10-25A	HALT*	U48 - 9	OUTPUT
J10-25B	READY	U09 - 17	INPUT
J10-26A	EDR	U48 - 60	OUTPUT
J10-26B	TSSR	U09 - 18	INPUT
J10-27A	IAM*	U48 - 6	OUTPUT
J10-27B	DATOO	U37 - 18	1/0
J10=28A	GND		
J10=28B	GND		
J10=29A	IR*	U48 - 3	INPUT
J10-298	EOUI*	U30 - 1	INPUT -

J10=30A	AOV	U09 - 4	OUTPUT
J10-308	A *	u38 = 15	INPUT
J10-31A	DAT12	U36 - 8	1/0
J10+318	DAT11	U36 - 13	1/0
J10=32A	SVDC		
J10=32B	SVDC		
J10-33A	DAT13	U36 - 7	1/0
J10=33B	DATU9	U36 - 17	1/0
J10-34A	DAT10	036 - 14	1/0
J10=348	DAT08	U36 - 18	1/0
J10=35A	FQV	U06 - 6	OUTPUT
J10-358	MAR11*	U40 - 14	OUTPUT
J10-36A	DAT14	U36 - 4	1/0
J10-36B	MAR10*	U40 - 16	DUTPUI
J10-37A	RPTOV*	004 - 14	DUTPUT
J10-378	GND -		
J10-38A	DAT15	U36 - 3	1/0
J10-388	MAR09*	U40 - 18	QUTPUT
J10-39A	DATU6	U37 - 4	1/0
J10-39B	MARO8*	U40 - 20	OUTPUT
J10-40A	. 11	U64 - 11	OUTPUT
J10=40B	8087	U25 - 12	OUTPUT
J10-41A	U29	U67 - 10	OUTPUT
J10-41B	SIGN	009 - 8	OUTPUT
J10-42A	U28	U67 - 7	OUTPUT
J10-428	COUT	U09 - 13	OUTPUT
J10-43A	U28 *	U67 - 6	OUTPUT
J10-43B	1802	U18 - 11	TUSTUO
J10-44A	BBUF		INPUT
J10=44B	U 3 0*	U67 - 14	CUIPUI
J10-45A	GND		

TABLE 63 (CONT'D)

J10-458	1809	U25 - 4 '	OUTPUT
J10-46A	UMA9	U15 - 15	OUTPUI
J10-468	GND		
J10-47A	UMA8	U15 - 19	OUTPUT
J10-47B	U27*	U67 - 3	OUTPUT
J10-48A	UMA7	U15 - 18	QUTPUT
J10-48B	U27	U67 - 2	OUTPUT
J10=49A	UMA6	U15 - 17	OUTPUT
J10-49B	U30 .	U67 - 15	OUTPUT
J10-50A	UmA5	U15 - 16	OUTPUT
J10=50B	POS	U60 - 1	INPUT
J10-51A	UMA4	U15 - 5	OUTPUT
J10=51B	IR03	U18 - 5	OUTPUT
J10-52A	UMA3	U15 - 4	DUTPUT
J10-52B	MAR15*	U39 - 14	OUTPUT
J10-53A	UMA2	U15 - 3	TUSTUO
J10=53B	MAR14*	U39 - 16	OUTPUT
J10=54A	UMA1	U15 - 2	OUTPUT
J10=54B	MAR13*	U39 - 18	OUTPUT
J10+55A	UMAO -	U15 - 1	OUTPUT
J10-55B	GND		r "
J10=56A	vcc		
J10=56B	MAR12*	U39 - 20	OUTPUT

TABLE 63 (CONT'D)

APPENDIX F

TIMING AND CONTROL CARD DESCRIPTION

This Appendix contains:

- o Table of chip labels vs chip type,
- o Table of connections between chips and card connectors,
- o BLISS program for interchip connections, and
- o Description of each external connection for J9 timing and control card.

TIMING & CONTROL CHIP LABELS Dine 2866 of Bound

CHIP ID		CHIP TYPE				
U4	=	74_LS_11	REQUIRED			
υ5	=	74_LS_08	REQUIRED			
013	=	74_5_10	REQUIRED			
U21	=	74_5_37	REQUIRED			
U32	=	74_LS_00	REGUIRED			
8 & U	=	74_40	REQUIRED			
U44	=	74_5_20	REQUIRED			

TIMING AND CONTROL CARD CHIP INTERCONNECTIONS

OUTE	Ü	;		₽F	SI	TNAT	TIGN						"SIG NAME"
P09	•	218	->	1132		-	U38	-	13,	U13	-	9,	"U27*"
				1144					_				#.v.0.7 #
P09	•	23C	->	#32	•	-	035						"U27"
PUQ	•	240	->	032	-	2.	1113	-	13				"U28*"
P09	•	210	->	1132	-	4,	กริย	-	10,	1132	-	10,	"U28"
				1144	-	1							
P09	-	250	->	0113	•	2							"U3Q*"
P09	-	4C	->	U13	-	11							"030"
-		180					U13	-	10.	1)44	-	2	"U29"
		15C	->						•				"IND*"
IJ 32			->										"MEM+"
U13			->										
032		_	->	1104			P09	-	190				#uIù*#
U13			->	005			. • .						
1132			->			4,	Pög	_	200				"*11G"
U05		6	->			27B	. • ,						"GIUIN*"
•			->	_			110.4	_	A	png	_	27C	" M M * "
1144						_	1.04	_	3,	r U .		210	"ENUT*"
1104		6	->			30C							2. 01+
1138 ACC		ă	->	1138 P09		25A							u GW [*u

```
MODULE PRI (LANGUAGE(%PLISS36(BLISS36)
        %BI-ISS32(BL15S32)
        %bl.[$$16(BLI$$16)),
        addressing_mode(external = long_relative,
           nonexternal = long_relative) ) =
REGIN
GLOBAL ROUTINE PARTT2 : novalue =
               FETCH PARTITION )%
   BEGIN
           * (
% (
      THIS PARTITION PERFORMS THE FETCHING PORTION OF AN
         INSTRUCTION CYCLE OF THE BDX 930 COMPUTER.
         IT CONTAINS THE FOLLOWING PARTS OF
         THE COMPUTER:
              FLAG AND STATUS REGISTER
              MEMORY DATA BUS
18
     require 'GLOBAL.r32';
     require 'RTNEST.r32';
GUCAT
                         YA, YR, GION, GTOINN,
                                                    GND, J,
    Δ,
            C, D, E,
        В,
DOCAL
                                 TTO4.
                                               TTO6, TTU7,
                                                              TT08, TT09,
                                         TTU5,
    TTOO,
           TTO1,
                   TTC2,
                          TTO3.
                   TT12,
                                 TT14.
                                        TT15;
           TT11.
                          TT13,
    TT10.
   external routine TC153,TC113,TC374,TC2451,TC2450,RWMEM,ALU,ALUT,TC257;
   EXTERNAL JPART;
     K = 571; J = 0;
                                       CONTROL CARD CHIP INTERCONNECTIONS
                         TIMING
                                  AND
         1
                                         PARTITION 2
         !
                                  DESTINATION
                                                                   "STG
                                                                         NAME"
                 TUTTUO
                    TIMING SIGNALS FOR MEMORY FETCH AND STORE
                                                                   "027*"
                                U32 -
                                       9, U38 - 13, U13 - 9,
                 P09 - 218 ->
                                [144 -
                                       1, 032 -
                                                                    "U27"
                                U32 -
                 Pu9 - 23C ->
                                       2, U13 - 13
                                                                    "U28*"
                 PU9 - 24C ->
                                #32 -
                                                                    "U28"
                                       4, U38 - 10, U32 - 10,
                 P09 - 21C ->
                                U32 -
                                U44 -
                                                                    "U30*"
                 P09 - 25C ->
                                013 -
                                       2
                                                                    "U30"
                                1113 - 11
                 P09 - 4C ->
                                                                    "U29"
                                      1, 1113 - 10, 1144 -
                 PU9 - 18C ->
                                1113 -
                                                                    "INO*"
                                U44 -
         !
                 PU9 - 15C ->
                                       5
                                                                           247
```

TABLE 66

```
NAND(MEMN, U28, U27N); NAND3(A, U28N, U29, U30N);
                                                            "MEM+"
                       PU9 - 55A
                  ->
                      UQ4 -
        013 - 12
1
     NAND(QION, U27, U28N); NAND3(QIDINN, U27N, U29, U30);
                                                            "#UIU"
                               5. P09 - 19C
                       U04 -
        U32 -
                   ->
                               5
                   ->
                       U05
        013 -
                8
                                                            "GII*"
                              4, P09 - 22C
                       U05 -
                   ->
                                                            "dIOIN*"
                       P09 - 278
        Uu5 -
     NAND4(MMN, U27N, U28, U29, INDN);
        u44 = 6 => u38 = 9, u04 = 4, P09 = 2/C
ţ
     EDUTE = AND3(GION, A, MMW); INV(MM, MMN);
                                                          · "EDUT*"
        004 - 6 - 909 - 300
!
     NAND3(QMIN, U27N, U28, MMN);
                       038 - 12
         VCC
                                                            "GMI*"
                        P09 - 25A
         038 - 8
```

END; ! KOUTINE PARTNZ

END

ELUDOM ! P2

TABLE 66 (CONT'D)

TIMING AND CONTROL BOARD CONNECTOR PINS

CONN PIN	SIG IDENT	IC PIN	FUNCTION
J9-4C	U30	U13 - 11	INPUT
J9=15C	*GNJ	U44 - 5	INPUT
J9-18C	U29	U13 - 1	INPUT
J9-19C	*010	U04 - 5	OUTPUT
J9-218	U27*	U32 - 9	INPUT
J9-21C	U28	U32 - 4	INPUT
J9=22C	GII*	U32 - ò	OUTPUT
J9=23C	U 27	U32 - 1	INPUT
J9=24C	U28*	U32 - 2	INPUT
J9-25A	QMI*	U38 - 8	OUTPUT
J9=25C	U30*	U13 - 2	INPUT
J9-27B	GIOIN*	U05 - 6	OUTPUT
J9-27C	MM*	u38 - 9	OUTPUT
J9=30C	EUUT*	UQ4 → 6	OUTPUT
J9-55A	MEM#	บั32 = 6	OUTPUT

APPENDIX G
PROM DATA

The BDX930 contains three sets of PROMS whose functions are:

- o Sequencer Control (54S288)
- o Microcode Starting Address (54S472), and
- o Microcode Memory (Seven 54S472) -

The data to be entered in these PROMS is included in this Appendix.

LOCATION	CONTENTS	FUNCTION
U40 U41 U42 CONDITION HALT+INT	EBCII*	
0 0 0 0 0 0 0 1 1 0 1 1	1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0	POWER ON
0 0 1 0 0 0 1 1 0 1 1 0 1 0 0 0	1 0 1 1 0 1 0 0 1 0 1 1 0 1 0 0 1 0 1 1 0 1 0	EXTENDED INSTR.
0 1 1 0 1 1 0 1 1 0 0	1 0 1 1 0 1 1 0 1 1 0 0 0 1 1 1 1 0 1 1 0 1 1 0 1 1 0 0 0 1 1 1 0 1 1 0 1 0	RESTART CONDITIONAL START
0 1 1 0 1 1 1 0 0 0 0	0 1 1 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 0 0 1 1 1	CONDITIONAL BRANCH
0 1 1 0 1 1 1 0 1 0 0	0 1 1 0 1 0 1 1 0 1 1 0 1 0 1 1 0 1 1 0 1 0	SPARE SPARE
0 1 1 0 1 1 1 1 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	EXECUTE REGISTER
0 1 1 0 1 1 1 1 0 0 0 1 1 0	1 0 1 1 0 1 0 0 1 0 1 1 0 1 0 0 1 0 1 1 0 1 0	CONDITIONAL MULTIWAY
1 0	0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1	

TABLE 68

SEQUENCER CONTROL PROM

```
ADDRESS (DECIMAL)
                                      CONTENTS (DECIDAL)
                                     ADDRESS (BINARY)
                                      CONTENTS (BINARY)
                                  .,..
 1
 1
        33
                                  00100001
                                               TRA
 ()
             0
                000
                     (19
                         ÜÜ
                                               DECER
             (j
                000
                     0.0
                         0.1
                                  00001110
 1
        14
                                               L.CH
                                  00100101
 2
        37
             0
                000
                     0.0
                          10
                                  00001100
 3
             0
                0.00
                                               RLS
        12
                     00
                          11
                000
                                               CONT
                                  00010111
 11
             ()
                      01
                          00
        25
                                               DECME
                000
                                  00001111
 5
             Ú
                     61
                          0.1
        15
                                                AND
 6
        35
            . O
                000
                      13.3
                          10
                                  00:00011
 7
        13
             0
                000
                      0.1
                          11
                                  00001101
                                                RLL
             0
                000
                                  00101000
                                                ADDR
 8
        4:0
                      10
                          0.0
                                                18
                                  00100000
 9
        32
                000
             0
                      10
                          0 }
                                                08
                000
                                  00100100
10
        36
             0
                      10
                          10
                                                MPY
        23
                000
                      10
                                  00011100
11
                          1 3
                          0.0
                                  00101001
                                                SUBR
12
        41
              0
                000
                      11
                000
                                  00100110
                                                ACH
13
        38
                      11
                          0.1
                                                CMPR
                      11
                                  00100010
        34
              0
                000
14
                          10
                                                DIV
                                  00011101
15
        29
              0
                000
                      11
                          11
                                                JIJ
                      0.0
                          0.0
                                  16110010
15
       175
              0
                001
                                                JSAO
17
       186
                001
                      0.0
                          0.1
                                   10111010
              0
                                                JEAL
                                  10411110
                      0.0
18
       190
              C
                001
                          10
                                  01000010
                                                JHAO
.19
        66
                001
                     .00
                          1.1
                                                JU
                001
                      0.1
                          00
                                   10110100
20
       180
                                                JSA0
15
       157
              Ū
                001
                      UI
                          01
                                   10111011
                                                JSA1
              0
                001
                      0.1
                          10
                                   10111111
22
       191
                                  01000011
                                                JMAG
              Ú
                001
                      0.1
                          i 1.
        61
23
                                                JU
              C
                001
                      10
                          Úΰ
                                   10110110
24
       185
                                   101)1101
                                                JSA0
25
       189
              0
                061
                      10
                          ŌΙ
                                                JSA1
26
       192
              0
                001
                      10
                          10
                                   11000000
27
        68
              ()
                001
                      10
                          11
                                   01000100
                                                OAML
                                                JU
28
       184
              Û
                 001
                      11
                          0.0
                                   10111000
                                                JSA0
29
                                   10111100
       135
              U
                001
                          0.1
                      11
                      11
                                                JSA:
30
       193
              0
                 100
                          19
                                   11000001
                                                JMAG
3 i
        69
              ij
                 L0 0
                      il
                          11
                                   01000101
                                   01001010
                                                ACD
32
        74
              0
                 010
                      0.0
                          0.0
                                                GGA
        71
                 910
                                   01001010
33
              0
                      0.0
                          0.1
                                   01001010
                                                ADD
34
        74
              0
                 010
                      0.0
                          19
                                                ADD
         74
              Û
                                   01001010
35
                 010
                      00
                          11
                                                ADD
36
        75
              0
                 010
                      0.1
                          0.0
                                   01001011
                                                400
         75
                                   01001011
37
              0
                 010
                      0.1
                          0.1
                 010
                                                ADO
         75
                                   01001011
38
              Ü
                      01
                          10
                                                ADD
                          11
39
         75
                 010
                      0.1
                                   01001011
                                   01001100
                                                ADD
40
         76
                 010
              U
                      10
                          60
                                                AUD
41
         76
              0
                 010
                       10
                           01
                                   91001100
                 010
                                   01001100
                                                ADD
42
         76
                      10
                           10
                                                ADD
                                   01001100
43
         76
              0
                 010
                      10
                           11
                                                 ADD
         71
44
                 010
                       11
                                   01001101
              ()
                           00
         77
                                   01001101
                                                 ADD
45
              0
                 010
                       li
                           0.1
                                                 ADD
46
         17
              0
                 010
                       11
                           10
                                   01901101
         77
                 010
                                   01001101
                                                 GGA
47
              ()
                           11
                       11
                                                 5 UB
         78
                                   01001110
43
                 911
                       0.0
                           0.0
                                                 508
49
         78
              0
                                   01001110
                 011
                       0.0
                           0.1
                                                 51)B
50
         78
                 011
                       0.0
                           10
                                   01001110
                                                 SHB
         73
                 011
                                   01001110
51
              0
                       00
                           11
                                                 500
         75
              0
                 011
                                   0.1201111
53
                       01
                           0.0
                                                 SUB
         79
                                   01001111
              0
                 011
                       11
53
                           O.
                                                 5413
         70
                                   0100:111
                 011
                      0.1
                           10
 . .
```

TABLE 69

5555556666666777777777777888888889999999999	77	01001111 01010900 01010000 01010001 01010001 01010001 01010001 01000110 01000110 01000111 01000111 01000111 01000111 01000111 010010	510			
100 101 102 103 104	47 0 110 01 01 47 0 110 01 10 47 0 110 01 11 48 0 110 10 00	00101111 00101111 00101111 00110000	\$10 \$10 \$10 \$10 \$10 \$10 \$10 \$10 \$10 \$10	TABLE	69	(CONT'D)

```
28
110
               0
                 111
                       0.1
                           10
                                                 10
                                   0.0011010
119
         06
                                                 ΙÜ
               0
                 111
                       ψ1
                           11
                                   00011019
         25
120
                 111
                       10
                           00
                                   00011001
                                                 OU
121
         55
                 111
                                                00
               0
                       10
                           () i
                                   00011001
122
         25
                 111
                       10
                           10
                                   00011001
                                                 00
123
         25
                 111
                       10
                                                 UU
                           11
                                   00011001
         24
124
               0
                 111
                       11
                           0.0
                                   00011000
                                                 151
         87
125
               Û
                 111
                       11
                           01
                                   01010111
                                                LOM
         87
               0
                       11
                           10
                                                 SIM
126
                 111
                                   01010111
        100
127
                           11
                                                          (STACKING).
                 111
                       11
                                   01100100
                                                 EXTEND
128
          4
                 000
                       00
                           00
                                   00001001
                                                 SLSA
               1
129
          8
               1
                 000
                       00
                           0.1
                                   00001000
                                                 SLLA
130
         18
               1
                 000
                       00
                           10
                                   00010010
                                                 SKGI
131
         16
               1
                 000
                       00
                           11
                                   00010000
                                                 SKLT
132
                 000
         10
                       01
                           00
                                                 SLSL
               1
                                   00001010
133
         11
               1
                 000
                       01
                           01
                                   00001011
                                                 SLLL
134
         20
               1
                 000
                       01
                           10
                                   00010100
                                                 SKGE
135
         19
                 000
                                                 SKLE
               1
                       01
                           11
                                   00010011
136
          4
               1
                 000
                       10
                           0.0
                                   00000100
                                                 SKSA
          5
137
               1
                 000
                       10
                                   00000101
                           01
                                                 SRLA
138
         15
               i
                 000
                                   00010101
                                                 SKEQ
                       10
                           10
139
         22
               1
                 000
                       10
                           11
                                   00010110
                                                 SKID
140
          7
                 CCO
                       11
                                                 SRSL
               1
                           00
                                   00000111
141
          6
               1
                 000
                       11
                           01
                                   00000110
                                                 SRLL
         17
                       11
                           10
142
               1
                 000
                                   00010001
                                                 SKNE
                                                 IAR
143
         39
                 000
                       11
                           11
                                   00100111
144
        179
               1
                 001
                       00
                           00
                                   10110011
                                                 JU*
        186
145
                  001
                       00
                           01
                                   10111010
                                                 JSA0*
146
        190
                  001
                       00
                           10
                                                 JSA1*
                                   10111110
147
         66
               1
                  001
                       00
                           11
                                   01000010
                                                 JMA0*
        181
                 001
                                                 JUX
148
               1
                       01
                           00
                                   10110101
149
        187
                  001
                       01
                           01
                                   10111011
                                                 JSA0*
150
        191
                  001
                       01
                           10
                                   10111111
                                                 JSA1*
               1
151
         67
                  001
                       01
                           11
                                   01000011
                                                 *OAHL
               1
        183
152
                  001
                           00
                                                 JU*
                       10
                                   10110111
153
        125
                  001
                                                 JSA0*
                       10
                           01
                                   01111101
154
        192
                  001
                       10
                           10
                                   11000000
                                                 JSA1*
155
         68
                  001
                                                 JMA0*
               }
                       10
                           11
                                   01000100.
156
        185
               1
                  001
                                                 JUX
                       11
                           00
                                   10111001
157
        188
                  001
                           01
                                                 JSA0*
               1
                       11
                                   10111100
158
        105
                  001
               1
                       11
                           10
                                   01101001
                                                 JSA1*
159
         69
               1
                  001
                       11
                           11
                                   01000101
                                                 JMA0*
160
         74
               1
                  010
                       00
                           00
                                   01001010
                                                 * GOA
         74
161
                  010
                           01
                                                 ADD*
               1
                       00
                                   01001010
         74
162
               1
                  010
                       00
                           10
                                   01001010
                                                 A00*
         74
163
               1
                  010
                       00
                           11
                                   01001010
                                                 AUU*
         75
164
               1
                  010
                       01
                           00
                                   01001011
                                                 ADD *
165
         75
                  010
                           01
                                                 ADD*
               1
                       01
                                   01001011
         75
166
               1
                  010
                                   01001011
                                                 ADD*
                       01
                           10
         75
               1
167
                  010
                           11
                                   01001011
                                                 ADD*
                       01
         76
                                                 AUD *
168
               1
                  010
                       10
                           00
                                   01001100
         76
169
               1
                  010
                       10
                           01
                                   01001100
                                                 * GUA
170
         76
               1
                  010
                                                 ADD#
                       10
                           10
                                   01001100
171
         76
               1
                  010
                           11
                                   01001100
                                                 ADD*
                       10
172
         77
                  010
                                   01001101
                                                 ADD*
               1
                       11
                           00
         77
                           01
173
               1
                  010
                       11
                                   01001101
                                                 ADD*
174
         77
               1
                  010
                                                 ADD *
                       11
                           10
                                   01001101
175
         77
               1
                  010
                       1 1
                           11
                                   01001101
                                                 * (J (J A
176
         78
               1
                  011
                                                 SUB*
                       0.0
                           00
                                   01001110
          78
177
               1
                  011
                           0 1
                                                 SUB*
                       0.0
                                   01001110
         78
178
               1
                  011
                       0.0
                           10
                                   01001:10
                                                 SUB*
                                                           TABLE
                                                                   69
                                                                       (CONT'D)
179
         78
                  011
                                   01001110
                                                 SUBA
               1
                       00
                           11
         79
180
                  011
                       0.1
                                   01067
                                                 50B x
```

```
1 15 1
             7.9
                                         1001111
                      1, 1
                           6. 1
                                0.4
                                                      ....
   100
             74
                   •
                                                      31111 x
                      611
                           0.1
                                10
                                        01001111
             73
                                                      SHHX
   165
                   1
                      011
                           0.1
                                11
                                        01001111
   1.84
             8.0
                           10
                               00
                                        01010000
                                                      30B ±
                   1
                      011
   165
             B ()
                                        01010009
                                                      SUB*
                   ١
                      011
                           10
                                ΰI
             BÚ
                      011
                           10
                                10
                                        01010000
                                                      SUBA
   180
                   1
-
             89
                                        01010000
                                                      SUHA
   167
                   1
                      011
                           16
                                11
                                        01010001
                                                      598 ×
   1/1/6
             81
                   1
                      011
                           11
                                0.0
             81
                      011
                           11
                                01
                                        01010001
                                                      SUBA
   189
                   1
٠,
                                        01010001
                                                      SUb*
   190
             81
                   1
                      011
                           11
                                10
   191
                                        01010001
                                                      500 x
             81
                      011
                   1
                           11
                                11
             70
                                        01000110
                                                      ChP*
   192
                   1
                      100
                           00
                                0.0
   193
             70
                   1
                      100
                           00
                                0.1
                                        01000110
                                                      CMPA
             70
                                        01000110
                                                      CMPA
    194
                   1
                      100
                           00
                                10
             70
                                        01600110
                                                      CMP *
    195
                   1
                      100
                           00
                                11
Ö
             71
                                        01000111
                                                      ChPA
    196
                   1
                      100
                           01
                                00
             71
                                                      CHP*
    197
                   1
                      100
                           0.1
                                0.1
                                        01000111
    193
             71
                      100
                           01
                                        01000111
                                                      CHP*
                   1
                                10
             71
                                                      C/6/2 *
    199
                   1
                      100
                           01
                                11
                                        01000111
    200
             7 2
                      100
                                0.0
                                        01001000
                                                      CMP*
                   1
                           10
             72
                                                      CMP*
   201
                   1
                      100
                            10
                                01
                                        01001000
<u>ښ</u>
    202
             72
                                        01001000
                                                      ChP*
                   1
                      100
                            10
                                10
   203
             72
                   1
                      100
                            10
                                11
                                        C1001000
                                                      CMP *
             73
                                        01001001
                                                      ChP*
   204
                   1
                      100
                                00
                            11
                                                      CMP*
   205
             73
                      100
                                01
                                        01001001
                   1
                            11
             73
                                        01001001
                                                      CMP *
    206
                   1
                      100
                            11
                                10
   207
             73
                   1
                      100
                                        01001001
                                                      CMP*
                            11
                                11
                                                      LOAD*
    208
             42
                   1
                      101
                            ŷ0
                                00
                                        00101010
    209
             42
                      101
                                01
                                        00101010
                                                      LUAD*
                   1
                            00
             42
                   1
                      101
                                        00101010
                                                      LOAD*
    210
                            00
                                10
             42
                   1
                      101
                                        00101010
                                                      LOAD*
    211
                            0.0
                                11
              43
                      101
                                        00101014
                                                      LOAD*
    212
                   1
                            01
                                0.0
    213
              43
                   1
                      101
                            01
                                01
                                        00101011
                                                      LOAD*
    214
              43
                      101
                                10
                                        00101011
                                                      LOAD*
                   1
                            01
                                                      LOAD*
    215
              43
                      101
                            01
                                11
                                        00101011
                   1
                                        00101100
                                                      LUADX
    216
              44
                   1
                      101
                            10
                                00
                                                      LOAD*
    217
              11/1
                                        00101100
                   1
                      101
                            10
                                01
    518
              44
                   1
                      101
                            10
                                10
                                        00101100
                                                      LUAD*
              44
                                                      LOAD *
    219
                   1
                      101
                            10
                                11
                                        00101100
    550
              45
                      101
                                         00101101
                                                      LOAD*
                   1
                            11
                                00
                                                      LOAD*
    221
              45
                      101
                            11
                                         00101101
                   1
                                01
    555
              45
                                        00101101
                                                      LOAD*
                   1
                      101
                            11
                                10
    223
              45
                      101
                                         00101101
                                                      LUAD*
                            11
                                11
    224
                                                       STO*
              46
                      110
                            00
                                00
                                         00101110
                    1
                                                       STO*
    222
              46
                                         00101110
                    1
                      110
                            U C
                                01
                                                       STOX
    526
              46
                    1
                      110
                            0.0
                                10
                                         00101110
                                                       STO*
    551
              45
                    1
                      110
                            00
                                11
                                         00101110
                                                       STOX
    855
              47
                      110
                                00
                                         00101111
                    1
                            01
    229
              47
                                                       STO*
                      110
                                01
                                         00101111
                    1
                            0.1
    230
              47
                                                       ST0*
                                         00101111
                      110
                            0.1
                                10
    231
             . 47
                                         00101111
                                                       STO*
                    1
                      110
                            0.1
                                11
    232
                                                       STUR
              48
                    1
                      110
                            10
                                00
                                         00110000
    233
              48
                    1
                      110
                            10
                                01
                                         00110000
                                                       STU*
    234
              48
                                                       STU*
                    1
                                         00110000
                      110
                            10
                                10
    235
                                                       ST0*
              48
                                         00110009
                      110
                                11
                    1
                            1.0
                                                       SIUx
    236
              49
                      110
                            11
                                00
                                         00110001
                                                       S10*
    237
              49
                       110
                            11
                                01
                                         00110001
                    1
              49
                                                       $10x
    238
                                         00110001
                       110
                            11
                                10
    239
              49
                                                       STUR
                    1
                       110
                                         10001100
                            11
                                 11
    240
              84
                                         01010100
                                                       DADDR
                    1
                       111
                            0.0
                                0.0
              33
                                                       DSHOR
    241
                    í
                       111
                            00
                                91
                                         01010011
                                                                   TABLE 69
                                                                              (CONT'D)
    242
               2
                       111
                            0.0
                                         00000010
                    1
                                10
                                                       LXOR
    243
                            (11)
                                         66011110
              30
                       111
                                11
```

			00011010	158					
244	26	1 111 01 00	00011010	ISR					•
295	26	1 111 01 01	00011010	ISR	•				
245	56	1 111 61 10	00011010	ISR					
247	26	1 111 01 11		05R				*	
248	25	1 111 10 00	00011001	05R					
249	25	1 111 10 01	00011001				•		
250	52	1 111 10 10	00011001	0.88					
251	25	1 111 10 11	00011001	OSR	<i>p</i>				
252	218	1 111 11 00	11011010	HALT					
253	106	1 111 11 01	01101010	RET	SY				
254	2	1 111 11 10	00000010	· · · · · · · · · · · · · · · · · · ·					
255	86	1 111 11 11	01010110	MACRO					
256	240	100000000		RSTRI					
257	152	100000001	10011000						
	152	100000010	10011000						•
258 250		100000011	10011000						
259	152	10000011	10011000						
560	152		10011000						
261	152	100000101	10011000						
262	152	100000110							
563	152	100000111	10011000						
264	152	100001000	10011000						
265	152	100001001	10011000						
266	152	100001010	10011000						
267	152	100001011	10011000						
268	152	100001100	10011000						•,
269	152	100001101	10011000						•
270	152	100001110	10011000		*		•		
271	152	100001111	10011000				•	٠	
272	96	100010000	01100000	JSS					
	88	100010001	01011000	MULTI					
273	95	100010010.	01011111	RPS				-	
2/4		100010010	10011000						
275	- 152		01100001	JSS				•	
276	97	100010100	01011001	MULTI					
277	89	100010101	10011000	1.0272			•		
278	152	100010110	10011000						
279	152	100010111		JSS		•			• .
590	98	100011000	01100010						
281	90	100011001	01011010	MUL.T I					
282	152	100011010	10011000						
283	152	100011011	10011000	100					
284	99	100011100	01100011	JSS	•				
285	91	100011101	01011011	MULTI					
3 286	156	100011110	10011100	EXECR	•		•		•
287	152	100011111	10011000						
288	85	100100000	01010101	DEPY					
289	82	100100001	01010010	DACM				•	
590	152	100100010	10011000						•
291	152	100100011	10011000						
292	152	100100100	10011000						
293	152	100100101	10011000						•
294	152	100100110	10011000						
	152	100100111	10011000						
295		100101111	10011000						
296	152		10011000						
297	152		10011000						
- 298	152		10011000						
299	152								
300	152		10011000	, 1	•				
- 301	152		10011000						
302	152		10011000						
303	158		10011000						
- 304	152		10011000		TABLE	69	(CONT'D)		
305	15å	100116001	10011000		INULL	09	(CONT D)		O: 7
306	158	100110010	10011000)	•				257
128		•							
								•	


567	158	100110011	10011000		
39,0	158	100110100	10011000		
309	152	100110101	10011000		•
310	152	100110110	10011000		
331	152	100110111	10011000	•	
314	158 158	100111000	10011000		
313	152	100111001	10011000		•
314		100111010	10011000	•	
	152	100111011	10011000		
315	152			-	
316	152	100111100 - 100111101			
517	152	- -	10011000		
318	152	100111110	10011000		
319	152	100111111	10011000	OADDIA	
320	107	101000000	01101011	PADDH	
321	101	101000001	01100101	POPM	
322	102	101000010	01100110	PUSHA	
323	152	101000011	- 10011000		•
324	152	101000100	10011000	0000	
325	103	101000101	01100111	POPF	
326	104	101000110	01101000	PUSHF	
327	152	101000111	10011000	•	•
328	152	101001000	10011000	•	•
329	152	101001001	10011000		•
330	152	101001010	10011000		
331	152	101001011	10011000		
332	152	101001100	10011000		
333	152	101001101	10011000		
334	152	101001110	10011000		•
3.35	152	101001111	10011000		
336	152	101010000	10011000		
337	152	101010001	10011000		
338	152	101010010	10011000		
339	152	101010011	10011000	-	
340	152	101010100	10011000	-	
341	152	101010101	10011000	•	• . •
342	152	101010110	10011000		
343	152	101010111	10011000		
344	152	101011000	10011000	,	
345	152	101011001	10011000		
346	152	101011010	10011000		
347	152	101011011	10011000		•
348	152	101011100	10011000		•
349	152	101011101	10011000		
350	152	101011110	10011000		,
351	152	101011111	10011009		
352	152	101100000	10011000		•
353	152	101100001	10011000		
354	152	101100010	10011000		
355	152	101100011	10011000		•
356	152	101100100	10011000		
357	152	101100101	10011000		
358	152	101100110	10011000		
359	152	101100111	10011000		
360	152	101101000	10011000		
361	152	101101001	10011000		
362	152	101101010	10011000		
36.5	15a	101101011	10011000		
364	152	101101100	10011000	* .	
365	152	101101101	10011000		
300	152	101101110	10011000		
367	152	101101111	10011000		
368	152.	101110000	10011000		TABLE 69 (CONT'D)
369	152	101110001	10011000		·
		·	_ • •		

11 U	154	101110010	10011000			
371	1.58	101110911	10011000			
372	158	101119100	10011000			•
3/3	152	101110101	10011000			
3/4	158	101110110	10011000		•	
375	15a	101110111	10011000			
3/6	152	101111000	10011000		•	
377	152	101111001	10011000			
378	152	101111010	10011000			
379	152	101111011	10011000	•		
380	152	101111100	10011000			
381	93	101111101	01011101	(LDM) ·		
382	94	101111110	01011110	(SIM)		
383	152	101111111	10011000	(0,1,1,2)		
				TEST		
384	248	110000000	11111000			
385	541	110000001	11110001	TEST		
386	244	110000010	11110100	TEST		
387	217	110000011	11011001	TEST		
388	250	110000100	11111010	TEST		
389	249	110000101	11111001	TEST		
390	205	110000110	11110101	TEST		
391	216	110000111	11011000	TEST	•	
		110001000				
392	251		11111011	TEST	•	
393	545	110001001	11110010	TEST		
394	246	110001010	11110110	TEST		
395	215	110001011	11010111	TEST		
395	252	110001100	11111100	TEST		
397	243	110001101	11110011	TEST		
398	247	110001110	11110111	TEST		
399	214	110001111	11010110	TEST		
400	96	110010000	01100000	JSS		
		•				
401	92	110010001	01011100	MULTI	•	•
405	152	110010010	10011000			
403	152	110010011	10011000			
404	97	110010100	01100001	JSS	•	
405	89	1-10010101	01011001	MULTI		
406	152	110010110	10011000		:	
407	152	110010111	10011000			
408	98	110011000	01100010	JSS		
409	90	110011001	01011010	MULTI		•
410	152	110011010	10011000	110212		•
	152		10011000		•	
411		110011011		100		
412	99	110011100	01100011	JSS ·		
413	91	110011101	01011011	MULTI		
414	152	110011110	10011000			
415	152	110011111	10011000			
416	152	110100000	10011000			
417	152	110100001	10011000			
418	152	110100010	10011000		•	
419	152	110100011				
			10011000			
420	152	110100100	10011000			
421	158	110100101	10011000			~
422	152	110100110	10011000			
423	152	110100111	10011000			
424	152	110101000	10011000			
425	152	110101001	10011000			
426	152	110101010	10011000			
427	152	110101011	10011000		•	
428	152	1101011100	10011000		•	
429	152				TABLE 69 (COI	NT'D)
		110101101	10011000		, ,	•
430	15a	110101110	10011000			
431	152	110101111	10011000			,
432	125	110110000	10011000			

4 3 3	1	1 1 W 1 1 1 1 W 1	1001100		
434	1 1 1 4	1101:0010	10011000		
435					
	152	110110011	10011000		
4,36	125	110110100	10011000		
9.57	152	110110101	10011000		
438	158	110110110	10011000		
439	152	110110111	10011000		
			•		
440	152	110111000	10011009		
441	152	110111001	10011000		
442	152	110111010	10011000	•	
4/15	152	110111011	10011000		
444	152	110111100	10011000		
445	152	110111101	10011000		
446	152	110111110	10011000		
447	152	110111111	10011000		
448	152	111000000	10011000		
449	152	111000001	10011000		
450	152	111000010	10011000		
451	158	111000011	10011000		
452	152	111000106	10011000		
453	152	111000101	10011000		
			•		
454	152	111000110	10011000		
455	152	111000111	10011000		
456	152	111001000	10011000		
457	15/	111001001	10011000		
458	152	111001010	10011000	•	
459	152	111001011	10011000		
460	152	11100/100	10011000		
461	158	111001101	10011000		
462	152	111001110	10011000	•	
453	132	111001111	10011000		
464	بر 15	111010000	10011000		
465	152	111010001	10011000	` ,	
466	152	111010010	10011000		
467	152	111010011	10011000		
			•		
463	152	111010100	10011000	. •	*
469	152	111010101	10011000	•	
470	152	111010110	10011000		
471	152	111010111	10011000		
472	152	111011000	10011000		
4/3	152	111011001	10011000		
474	152	111011010	10011000		
475	152	111011011	10011000		
476	155	111011100	10011000		
477	152	111011101	10011000		
478	152	111011110	10011000	.	
479	152	111011111	10011000		
480	152	111100000	10011000		
	152				
481		111100001	10011000		
482	152	111100010	10011000		
483	152	111100011	10011000		
484	158	111103100	10011000		
485	152	111100101	10011000		
436	152	111100110	10011000		
487	152	111100111	10011000		
488	152	111101000	10011000		
489	152	111101001	10011000	TADI E 60 (000E10)	
490	158	111101010	10011000	TABLE 69 (CONT'D)	
491	152	111101011	10011000		
492	· 150	111101100	10011000		
493	150	111101101	10011000		
494	158	111101110	16011060		
			•		260
393	150	111101111	10011000	•	
•					

.;	1 1	CARRENOGO -	10.0.000	
ADI	150	111110001	10011000	
4.78	100	111110010	10011000	
499	158	311110011	10011000	
500	152	111110100	10011000	
503	152	111119101	10011000	
205	15/2	111110110	10011000	
503	150	111110111	10011000	
504	158	111111000	10011000	
505	152	111111001	10011000	
506	152	111111010	10011000	
597	152	111111011	10011000	
508	152	11111100	10011000	
500	152	111111101	10011000	
510	158	111111110	10011000	
511	818	111111111	11011010	HALT

MICROCODE MEMORY ood ticocottioteooticuoonoccanooootittitticootottettitooittiooo 90035030121000110003101111000000050000100010111111101 00,000 000111104|110110100011111|100000000000100101101 oooosaja dissossosososa dissososososooogioopsosseed 000.000 0101/10010010010101010 boodiocoronteccood 100011000100011011 bood100010coo1101 9934 coco111011110111c0011101210no11pcodc110000cocco 00cbos/cq1,00111011011101011101016c)110000/u11000u003000 ០០០២០៧០៧ ខេត្តការរល់រ រ ០០០ : រ រ ០០០ : ខេត្តការ ខេត្តការ ខេត្តការ ខេត្តការ ខេត្ត 010000111010000000000111111110000000 000000000000000 000000000000000 00000000000000 000000000000000 CED1F60011703 0CED1F80011763 CED1F80011708 000000000000000 000000000000000 00A338C00117E8 16E02833011716 0000000000000000 CEF310460C008 00420639611478 00450082011638 009F31D460CCCB 00155682000008 00600780001458 0049836896009398 00F0008AA11158 CGF DCO 40011548 00EC00803114D8 009F0086611248 000731046000000 009D21D16C000 000381046000008 00009104600000 CED1F8001173 00596052011108 00EC0C600111C8 00ED0CE0011188 00ED6C80011218 00500080011208 00100060011008 DOFDODAGOI15AB 070168001170 CEC0000001163 0EC0000001188 10598282811208 00EF0C800111AS 00ED0CSC0111A8 60FD66B8411608 00FD00A0311438 CECOCO14003F3 00A200014053F9 60 A 2 3 0 0 3 C 3 1 1 4 8 00EC00000B114B 00F30081210008 00FD1484211066 00A320BCA11098 DOASSOBCALLOAB 00200000631128 GEC0000091108 0061308600 00F01680011 533 55




00301100101010101001100110010100000001100011000110001000 0,000,0 00300100000100011100360010000000000001000010101000 0000013011161110000010000000000000010000101010101000 000000000000000 000000000000000 000000000000000 00000000000000 000000000000000 OCED1F30010C98 0CA991940318AB 00AD1E80011759 000000000000000 000000000000000 000000000000000 000000000000000 00000000000000 00000000000000 0000000000000 00000000000000 00000000000000 00000000000000 00000000000000 00000000000000 00111160010918 30FD13100E0928 JOFD93100E0920 00FD9160011158 00ED20002B0960 00F01180011158 00E03318080960 4F08398010958 00FD15300117FB 0000000000000 00FC0352031638 00000000000000 00CD0080016DC8 OCFD85800109F@ CE99194011158 OCED1E900109E O 4 E D C O 3 C O 1 C A B 8 04EDC080010AD8 04112033010A7A 04FJ83980111F8 0411008001049 04110080019454 0411C080010AD CAEDCCBOOLOAS 04210050180438 ECFD0080010AA8 04418000186228 BCF000800104C8 04418080180448 000000000000000 000000000000000000 00FC0A80011918 0000000000000000 0441408007047 72 202 25. 2 245 247 152 S 264

0033006681111101010361011616000000000006100031110000 00001100011110101110000000000000001100011100011100011000 00011100111110101110000000000000000011000111000111000 000000011 i 1110100010001100101010001100011000110001 0000000111101010000000110011010101000001100011100011000 00001100111101011 00066666111111016561016010110110166516630616301169016 00A30BC0016C68 00FD1430310C28 00FD1660C10C38 OCED1E80010C28 OCED1F80010C38 CED1E80010C28 CED1 FBG010C38 OC#58180630B38 0CF5318303388 OCF 33180033893 00F4018001cc38 CF58180030838 ICF54180630858 1CFS8180036878 00F505BC011918 00F40180010FEB 00FC1E406B0C58 00FD31D460C006 00FD1154030C48 00A307C0010CB8 00491E32411088 OGF 43193616C48 OCF58166010C38 OCAD6520011918 DCED1EBG010CAR CF53180010C38 CAD8520011918 30FDI104650948 CEDIEBOOIOCDA 00EC1310061£28 06F031D460C00R 0000000000000000 000000000000000 00158082C11E&8 009581D560200B CFD1760016F98 00FC1780011008 DOECSICCOLOFFA 6701584211688 07D1780010FC8 04599092A11158 06211E93611158 VGFCC7COMBADOS OGF 01484411088 007521800100DB 00351740689523 OSFDOCTOCCADER 63230001CE38 PICSKO4055DF38 0212124802668 6AF5060130ED8 0ADB12460C008 01424040550738 6013104450003 COAFTIDAEOCCOS 01E0404005DEF8 1201003086300 002600960300 277 503 310 505 307 301 53 9 22.22 22.22 22.32 22.32 23.32 33.32 ごさて 2 33 161 107 7 97 150 43 40 55.50 55.00 83 5 Š -7 5 3 5 3 40% 203 203 200 Š 206 212 210 237 č 1 8 215 222 724 265

0000000011111110100000001100110010000011001001 10066663111611616861611116666666666161116661061636111666 0006666661651651166666666666611116661166616661666 000000001100000110000000000000001100001100011000 00FD1030011078 30ED333031CFF8 00FD1360016FSB 00701380010708 00FD1785011048 00FD3083011068 00FC0088011038 00F00058011028 00FD1333011C0A 00ED2380010FF8 00FD1736610F58 00FD2380010FF8 00FD2180010FF8 00FD0080004008 OOFDOZADIFCFEB 00FD1F80010F88 00FD3380011058 00F00096011008 00FD&080010F&8 00F011940116C8 0F01286354668 OOFDIEADA11918 00FD00B4210FD 00FD1E80010FC8 00711FA0A11088 00FD14940110CB 005000001101 00FD2080310FF 01E040000610E8 0ACB1D460C338 00F031C460E008 00FD17801611E8 002C40000B1108 0.4D31D460C008 2ED4000031128 00ECC0003B1148 0FD 110460C008 00ECC00001168 04DD1D45CC000 1ECC0001168 00F017801711F8 00F017801511FB 30FD1080011155 0 A D B 1 D 4 6 5 C 0 0 0 DOEDOCEOI711DB 00FD0094011158 00FD1080011159 00FD31C460C001 00FD178C1511E8 00ED1780171238 00F700801511E8 00FD0D94011158 00ED1781E11258 004310C0051268 00F5233501788 0EC0043171218 00C18081E31298 06493081E31 OEC0341171 557 29 9 60 3 404 0.0 2 50 2 127 404 236 403 121 200 151 3 267 2.0 8 8 81 500 5 5 298 266

000001111011100110000000110000000000100100110011001000 00000100100100110000110000010000011000110001001001000 00000010110000011000001000000000110001100010010001000 0000,6,000110,0,00011011,0001110.1,01,0001,1.000011000011000 0001100010000100001000010001000000001100011000111000 0000000011000001 006000011110000660100000160600600000001110101010011111000 0248C0415B12E8 0200001821258 60100030031203 OFFU00030651308 02466060631328 02535080631328 02204080071348 02ED40800713A8 6408080631368 00E030510313C8 00C:31D460C00M 00FD31D460C0A DOFD3120450C008 0649B1D450C008 0218060031358 00493051031418 06618000011300 02180361513FA CADB10450C008 1045B1D460C008 DCC18060011418 0218033011443 00F000A4511158 04D31D460C008 ONEFS630011518 00FD00AC011468 00kh8030011488 04615083311498 00453104650068 03406030130156 0AD808015143 062CC3503:14A8 01EC40432904FB 61434046690538 00ECC030131458 104F618463C608 010000000000000 000181046000 50AZ40C60914F8 01E047 60090538 60EC20AC01155A 00FD30AC031578 00F0310460C008 00FDC3401D1598 0070000011508 06F00048611918 07FD00801D15E8 03F0004E01115/ 00F00000211608 00FDB1D462D5F8 00F017850115F8 0010101600000 00FC9310CB1640 03EC1090011688 0CFD1F4061C9A 00FD908061151 COFFCOACOI C619F80616 0CFG308341 457 162 103 16.3 487 4 c 6 £73 506 503 0 250 6 55 50 7 527 523 7 54 5 S ç 127 ş 267



000000010110001100000111000011000010001100010001000111011000 00000110011100011000000000000001110001100011001000 0000000111111010001000100010010011000110110110110001000 00001101110111000110000100000000000110001100110001000 00000001111111010001000100110001100000100011001100100011000 00010000101011011011010101010100110011011011101110110001000 00000161010101010101000116016100006000010001010101010101000 0000000110010011 OOFDYID466DASB 08439194031468 0AED71D460C008 OREF1480511A48 0AEF71D460C008 00818382011108 00018382171448 00421080471AC8 09CE1030271AC8 00FD31D4&0C008 02A571D940C008 0FD1690031BQB 00FD1484411058 00FDIF 405BIRES 03353108600000 08EC1090031808 OAEC1090031848 00FD1Fc06B1B58 08396082011438 08EC109003;848 00FD14B4411088 00430700051928 1095810560000 10153166606000 10F031D450C008 06F3315450C008 ODECCOO NADCAFA 00FD31D456DC88 J2AD4080651C48 02AD4080051C43 DOEDCOO3ETUC38 00FD31D460C008 00EFR10460C30B 021D5194011C48 30AF 5194311C48 ODECCCOSEDDC 00FD1480451C78 30111F80010CF8 00603318081640 00FD1098011918 60FD31D460C008 10AB31D466C338 OOECCOOREDDD28 00ECC303ADDCF8 0012000001048 10x05104563088 00A20030051D48 00ECC003E70D38 02154080011418 02AD51940114Ad GOAFS194011518 FCE98090011E78 00A21450451D78 002F403C011S1 00FDC086191DC8 00498106600008 002DOOBIF91DE8 00050106566000 00498082011 643 647 159 651 657 5 665 667 6 2 9 420 011 075 5 5 50.00 131 900 £9.7 .67

0100000000000000000111011110000 0000001110000000 1000 COMPILED 00C181D650C008 00418082011E68 00C18082011E68 0140404005DEF8 0ED4081991FFB 14080080011FD8 4800080011FC8 OFD4381610EE8 0FD4381990E78 00498080190EBB 14080080431F98 0ED4081810EE8 10FD1080431FAB 0ED4081810EF8 0FD4381810EF8 00503104640088 00A380C0051E88 10ED4041811EB8 00A20040351EF8 00FD1080431F48 4800080431F78 OADBID450C008 OADSOBO190E98 0 A D B 1 D 4 6 0 C 0 0 B 0ED4081811E98 004181D660C008 00FD1EC0010C28 00FD0080191E28 0ED0081F91E48 DICOGOGOSDEF OFD4381991FF S HERE DETECTED 68 0ED4081 CARDS NERE 312E1 TABLE 761 762 763 64 99 767 773 747 750 751 753 753 754 755 757 44 3 NO ERROR SYMBOL 1324 505 187 502 504 507 68 193 494 195 198 5 97 103 6

APPENDIX H CONTENTS OF THE COMPUTER TAPE SUPPLIED FOR SOURCE CODE DISTRIBUTION

In order to facilitate the transfer of data included in this report, a computer tape was prepared with all pertinent emulation descriptions. The tape was creaded on a VAX 11/780 and is 1600 BPI.

The tape contains the following data sets:

257,8377.QM1;1	54125, GM1;1	54LS00.QM1;1 54LS151.QM1;2	54LS02.GM1;1 54LS153.QM1;1
54LS08.441;1 54LS158.QM1;1	54LS113.QM1;1 54LS169.OM1;2	547,S175.QM1;1	54LS245.QM1;1
54LS253.0M1;1 54LS374.QM1;1	54LS273.0M1;1 54LS472.0M1;1	547,5352.0M1;1 541,586.0M1;1	54LS367.0M1;1 54S00.QM1;1
54502.QH1;1	54504,GM1;1	545151.4M1:1	548288.QM1;1 746800.QM1;1
54532.QM1;1 746508.QM1;1	545472.GM1;1 745511.GM1;1	74510.081;1	74520.QM1;1
74537.0M1;1 ASGNTAR.QM1;1	9407.QM1;1 CPUCARD.QM1;4	Am2901A.QM1;1 CPUCON.GM1;2	AM2902,GM1;1 CPULAB,GM1;1
TNTRCON.GM1;3	INTRTAR.OM1;3	TCCARD.QM1;5	TCCON.GM1;1
TCLAP.OM1;1			

In addition, the tape contains PROM data in octal contained in the following sets:

MICRO. MEM,
SEQUENCE. MEM, and
STARTADDR. MEM
listed in sequence by address.

Data set SELF.TST contains the self-test supplied in octal form. Please note that:

- o Each line starts with a memory address followed by its contents and the contents of succeeding locations, separated by commas.
- o The read only portion of the program has been relocated from the memory locations given in Appendix I to memory locations between 1000 and 2000 (octal). This was done for compactness of memory in the emulator.

- o RAM locations have been relocated between 2000 and 2200 (octal). The address of CRSLT (the self-test result word) is 2120 octal.
- o Execution of the self-test program begins at location 0 which contains a jump indirect instruction (to location 1041) and ends at location 1440 octal which contains a halt instruction.

The above changes were made to the self-test program to facilitate its use in the emulator without a calling program.

APPENDIX I

SELF-TEST PROGRAM

CPU SELF TEST

This CPU test is directed toward the individual blocks of hardware that comprise the CPU. The strategy is to break the 53 bit microprogram instruction down to its functional fields and set up tests to cover them individually. These fields either control arithmetic unit functions or switch the multiplexers that control data flow. Test computations are set up using instructions that toggle each bit of these fields. The result of the computation is then tested by performing a cyclic check sum of the contents of all of the registers. The 16 accumulators are mechanized by means of the 16 x 4 dual port scratch pads in each of the 4 2901 bit slice processor devices. Therefore, the accumulators and all of the interaccumulator data transfers can be tested more efficiently as a dual port RAM device. The pipeline register is tested by generating enough codes to toggle each bit. This is relatively easy and falls out from the other tests. The test of the microprogram start address PROM also is a fallout from the other tests. The remainder of the CPU consists primarily of the microprogram memory, which is the most difficult part of test. Here, the coverage of earlier tests is analyzed and a set of instructions previously unused are combined in a test computation, followed by a cyclic sum check of the contents of all the accumulators. This set of instructions is adjusted to bring the coverage up to 95% for the overall CPU.

The test result (pass or fail) is transmitted to the driver program units in RAM words TSSTC and CRSLT which are elements of segment TSCPU contained in TST (Test Status Table). These words are initialized at zero and incremented as each test step is passed. This test is composed of the individual tests listed below. They are not necessarily run in sequence because it was found necessary to run some of the steps of different tests concurrently.

TEST

4) Microprogram Memory Test

3) ALU Test

1) Accumulator Scratch Pad Test

2) Memory Address Processor Test

DEVICE TESTED

scratch pad of 2901

9407 Address processor

ALU of 2901

PROMS containing microprogram

Successful execution of this self-test program is indicated by a return to its calling program with a value of ten stored in memory location CRSLT. This program requires 346 words of memory and slightly over 2050 microcycles of the BDX930 for its execution on a fault-free processor.

1) ACCUMULATOR SCRATCH PAD TEST

The 16 accumulators are mechanized by means of the 16×4 dual port scratch pads in each of the 4 2901 bit slice processor devices. Therefore, a cyclic check sum is an effective method of testing the state at the contents of the accumulators. That is, the contents of the accumulators is checked by summing the contents of all the accumulators (except 15) and comparing the result to the correct value contained in a table. Al5 is the stack pointer and requires a special test. The addition is performed in the unsaturated mode. To enable this test to detect if the contents of the registers are interchanged the result of each addition is rotated. This cyclic sumcheck is also used to test the state of the accumulators after each test calculation. This detects unexpected results such as nonspecified registers being affected. The scratch pad has 2 ports A and B. The A port is used for output only while the B port is used for both input and output. The infrequently used B output port requires additional testing to detect failures in the connections between the memory cells and the B output port multiplexer. The test proceeds as follows:

- 1) Using the LOAD instruction, place the starting address of a table containing 16 test words, into AO. These test words form a pattern of 16 words that exercize each bit of the data paths to and from the scratch pad.
- 2) Using the LOAD instruction with the relative to AO address mode load the third word in the table into A1. Then increment AO.
- 3) Using the TRA instruction transfer the contents of A1 to A2.
- 4) Repeat (2) and (3) for A3 through A15. Accumulators A2 through A15 now contain the first 14 test words listed in the table. A15 is loaded with the address of the stack.
- 5) Test A15 (the stack pointer) by complementing its contents using the LCM instruction, adding the result to A1 (which contains the original contents), and then incrementing the result in A1 by 1. The result is then tested for 0.
- 6) Use the LOAD instruction in the relative to P mode to load the first two test words in the table to AO and A1.
- 7) Rotate AO left 1 bit using RLS
- 8) Add AO to AI using ADDR in the unsaturated mode. The first instruction of this test is a CONT IS. This sets FI and engages the unsaturated mode.
- Repeat (7) and (8) for A2 through A14.
- (10) Compare the result to the 17th value of the table using CMP instruction in the relative to P mode, and if they agree increment CRSLT. At this point the data input path, A data output port, A address multiplexer, B address multiplexer, and the data path from A output to data path from A output to data input have been tested. However, the scratch pad memory cells must be tested for stuck at failures by the next sequence of test steps.

- (11) Restore the value for AO from the table.
- (12) Using LCM complement the contents of all the accumulators except A15.
- (13) Repeat (7), (8) and (9) by calling these steps as a procedure by means of the JSS instruction. The return is accomplished by means of the RPS instruction. The result is then compared to the 18th value of the table. If they agree, increment CRSLT. A15 is retained as the stack pointer. Hence, is unaffected by this procedure.
- (14) The data flow through the B output port is untested by the above test procedure. Therefore, the contents of AO and A15 are exchanged using two IR instructions. The contents of these registers are complemented and exchanged again using the IR instruction. This exercizes each bit of both the data and the address paths. This is inserted in the ALU test and the result is tested as the overall ALU test result.
- (15) The connections between the memory cells and the B multiplexer is tested by means of the CLA instruction. This instruction is really an IR, specifying the same register in the two fields. The micro code for this instruction actually performs a sum and difference computation on the contents of the specified accumulators. The contents of the accumulator is set to zero only if the same value is received from both A and B multiplexers. A PUSHM and a PADDM are used to sum the contents of the accumulators (Al through Al4). The result is then tested for O.

As indicated earlier the rotation of (7) is used to test the order of the test values as they appear in the accumulators. It detects if the values of two accumulators are interchanged due to a failure of the A or B multiplexers. This procedure is not only a thorough test of the scratch pad RAM, it also tests the ALU Data Source Selector, Q Register, Q Shift in the left direction, the F bus, and the + and OR ALU functions, Tables 71 through 75 indicate the test coverage of the microinstruction fields by the instructions used in this

test. Table 76 lists the instructions used in the order that they are first used. These tables give a good indication of the effectiveness of this test.

2) MEMORY ADDRESS PROCESSOR TEST

The memory address is computed in the 4 9407 bit slice processor devices. The Program Counter (P) is one of 4 registers contained in this device. The accumulator Scratch pad test has already tested a portion of these devices. However, it has not tested the most significant bits because it has been addressing either words inside the memory segments TSCPU or CPUT. The most significant bits can only be exercized by specifying another unit of CPUTM in a segment of memory whose address is the logical component (for the most significant 8 bits) of CPUT. The P,T,MAR registers, full adder, and the 3 input MUX are tested as follows:

- 1) Use LOAD to load AO with (start of test segment -XX), XX is set at -1 to exercize the DO to D3 inputs to the full adder. They are normally zero.
- 2) Use LOAD 1,XX+4.0 to load a test word contained in segment of memory whose address is the logical complement of the most significant 8 bits (7 through 15), of the address of CPUT. This exercizes the most significant bits of the T register.
- 3) Compare this result to a test word and if they agree increment CRSLT.
- 4) Reset the T register by loading an accumulator with a word with a low memory address (from within CPUT).
- 5) Load Al with the starting address of the test unit -XX. Then execute a JSA1 XX.1 to call the unit. The test unit contains a JMAO to the next instruction followed by a RET. The JSA1 exercizes the P register but not the data path to the accumulator scratch pad. Hence, the JMAO is required. The JSA1 is followed by a jump to the end of CPUT to provide a test of the jump. This jump is followed by the normal point

of return that increments CRSLT. CRSLT is also incremented in the test unit to show that it reached there.

The value of XX should be chosen to exercize all the bits of the binary adder of the 9407. Table II shown below, lists the coverage of the Memory Address Processor operations. Also listed are additional that are required to complete the coverage. They will be included in the ALU test.

COVERAGE OF THE MEMORY ADDRESS PROCESSOR OPERATIONS

FIELD	J22,U23,U24	COVERAGE		
020,021,0	042,043,024	CONT		
1	المحاربين بم ومن بودونت المواضيات والأناء الأناء بريارات يها	- JSA1		
2		not testible		
3		PUSHF	i	
4		not used		
5		RPS		
6		not used		
7	and the second of the second o	STO		
8		not used		
9		not used		
A		JSA1		-
8		STO		
C .	•	SKEQ		
D	a see a see a see a see a see a	SKEQ		
E		not used		
F	-	IAR		
10		STO		
11	•	CONT		
12		not used		
13		PUSHM		1
14		STO		
15	• • •	JSS		
16		STO		
17		SKEQ		
18		not used		
19	e de la companya de l	nat used		
1 A	* · *	not used		
18	•	not used		
10		not used		
1 D		not used		
18		JSAO* Sto		
1F	· ·	f must	be	add

must be added in ALU test t to complete coverage

TABLE 7I

3) ALU TEST

Tables 71 thru 75 indicate the coverage of the microinstruction fields accomplished thus far by tests (1) and (2). Also listed in these tables are the instructions that must be added to complete the coverage. The following test is used to exercise these instructions:

- i) The PUSHF and PUSHM instructions are used to store the contents of the accumulators and flags prior to the cyclic sum check of the scratch pad test. This portion of the ALU test runs concurrently with the Scratch Pad and Memory Address Processor tests
- 2) The POPM instruction is executed at the completion of the Memory Address Processor test to restore the accumulators to their values at the execution of the first cyclic sum check.
- 3) The cyclic sum check is repeated and the result is compared to the first value of the test value table.
- 4) The CONT instruction is used to toggle the OV,F1, and F2 flags.
- 5) The SROV, SSF1, and SSF2 instructions are then used to test the setting of these flags.
- 6) A test computation is performed using the remaining instructions indicated on these tables. Since F1 is reset these instructions are tested in the saturated mode.
- 7) The POPF instruction is used to restore the flags.

.....

- 8) The setting of the flags is tested using the SSF2,SRF1, and SROV instructions.
- 9) The cyclic check sum test is used to check the results of the test computation.

COVERAGE OF ALU CONTROL FIELDS

FIELD	SOURCE	FUNCTION	DESTINATION
	U12,U11,U10	U15,U14,U13	U18,U17,U16
0	CLA	CLA	- CLA
1	TRA	STO	DMPY I
2	CLA	······································	not used
3	IAR	EXOR 1	RLS
4	CLA	CLA	CONT
5	POPM	not used	DIV 1
6	STO	CONT	CLA -
7	CONT	LCM	PUSHF"

i- instructions must be added to ALU test for coverage

TABLE 72

COVERAGE OF SCRATCH PAD ADDRESSING CONTROL FIELD

FIELD	SP POINTER	SP NULTIPLEXER	· • . •
•	U1,U2,U3	U4, U5, U6	• .
1 *	de de	CLA	
2 * -	de STO	LOAD STG	
5 * 6 *	dc dc	DMPY 1	
7	STO not used	STO USed	
F 13	not used	not used	
17 1B 1F	not used not used not used	not used not used not used	
23 27	not used PUSHF	not used i	
20 2F	not used	not used	
33 37 3B	PUSHF not used not used	not used i instruction must be adde	eđ
3F	RPS	RPS to ALU test for coverage dc-don't care	e .

TABLE 73

COVERAGE OF CONDITION SELECT FIELD

FIELD	INSTRUCTION
u36,u37,u38,u39	
O seem of	CONT
1	STO -
2	DMPY
3	ADDR
4	MPY
5	STO
6	ADDR
7	not used
- 8	not used
9	DIV
A A	SKEQ
8	CHP
C	DNPY
ס	PUSHF
€	used for I/O instructions
F	used for test panel interface

TABLE 74

				US-PLAG LOGIC	STOP No.	
FIELD			Cuverage of Stat Insruction	AS-LAME FACTO	LIEDO	and the second second second second second
1124 11	39.1133.	.034,035			e gant de la compansa del compansa del compansa de la compansa de	
02140	32,033,	.0347033	CLA			•
1			PUSHF		e de la companya de l	ا . فالمعموري والمعالم المعالم الم
2			310			
3	مساه جميسيسي وراء		CONT		-	The state of the s
4			unused			•
5					and the second second	e e me en la superier
6			unused			
7		والمرابعة والمستحدث والمستحدث	unused		er man eren i	* **
8			DIV.			
9			and the state of t			• • • • • • • • • • • • • • • • • • •
4						
B -	* * * * * *	بمستعد عوص المدمد	and the second of the second o	in the second		*
C	••	: ;	DMPY			4
D						••
E P			DIV			
10			ADDR		•	•
11		in the second	DIV	en e		
12				•		
13			SUB	America de para para personal de la compansión de la comp		
14						
15			CONT	and the second control of the second control	<u>.</u>	
16			unused			
17			unused	المايسية فالشقاصية		
18			DIA			•
19		. i ir probi	and the second s	i sanda dan salah sa Salah salah sa		
1 A						
18			and the second s	The first and the second secon	er see North Association (Control of the Control of	and the second of the second of the second
1C						•
10		- 101,000		***************************************		
1E 1F			unused			معدريته
ir	•					
		. w who is nativating you	- TABLE 75	i pari. Anna anna anna anna anna anna anna anna	s service serv	the the second of the second of
			17.022 70			
			COVERAGE OF SHI	FT INMUX FIEL		
						•
FIELD		بإسلاما بالممراء	م را يگ الرائم م مستخصيل و المأث و رسمت و مس		of a company of the c	الهاجعة لمعرضا لمارا المراجع المراجع المراجع
U7,U8	, 017		INSTRUCTION			•
			ومفعف والمرامرين المراء ويستميسانه الراميون	ga danishiriya yamiis ilari		
0			CLA			•
1		بأبو يداها ويعاجب	CLA		na na taona ao amin'ny faritr'i Augustia. Ny INSEE dia mampiana ny kaominina mpikambana ny kaominina mpikambana ny kaominina mpikambana ny kaominina mpi	• • • • • • • • • • • • • • • • • • •
2			DMPY			•
3		entre en	RLC	The second secon	The state of the s	
4			IAR sat			
5			DIV		1	appearance of the contract of the contract of
7		u e se senet sessorio de	not used	tops, where the contract of th	roman de de Mario de material de material de la mat	
•			מעני עשבע			
			e de la companya de	erigine i sektorom i godine. Maretini i sektorom en en emplomentare.		, and the second
		•	TABLE 76			
			· · · · · · · · · · · · · · · · · · ·	· ·		

ORDER OF INSTUCTION EXECUTION

CLA ineffective because CONT emulator sets initializes accumulator to 0 CLA STO* LOAD LOAD rel to A0 TRA SCRATCH PAD TEST LCM ADDR IAR SKEQ PUSHE **PUSHM** JSS RLS RPS CMP LOAD* SUB rel to AO MEMORY ADDRESS PROCESSOR TEST JSA1 rel to Al rel to P JSAO* JU rel to Al MGDS SROV SSF1 SSF2 DMPY DIV sat ADDR sat IAR sat ACM DIV EXOR TR MPY POPF SSF2

SRF1 SROV

TABLE 77 (continued on next page)

SRLA ** MICROPROPRAM STM* * JMAO* * RET * LDM* * SUB* * DADDR * SLSA * RLL * SLLA * SLLA * SRLL * SRSL * SRSL * PUSHM * PADDM *

DACM

TABLE 77

4) MICROPROGRAM -- PROM TEST

The PROMs used prom consists of row and column addressing logic besides the actual memory cells. The addressing logic is tested by simply generating enough addresses to cover each of the row and column addresses. However, it is difficult to establish the percentage of the chip is used for addressing, Therefore, this test concentrates on bit cell coverage and the addressing coverage is expected to fall out as a result. In this test it is difficult to get a high coverage. Nevertheless, the rest of the CPU is virtually completely covered .Hence, it is assummed that the 5 % of the portion of the CPU uncovered by this test will eventually be the memory bit cells. Instructions are added as the emulator deterines coverage. The expected coverage of the microprogram memory by the previous tests was determined by examining the microprogram exercized by the insructions already executed (listed in table 77). The expected coverage was found to be 45.28%. Table 78 lists instructions added to increase the micromemory coverage in the order of their effectiveness. It should be noted that the size of the total microprogram (not including test panel or I/O) is 382 instructions.

ADDITIONAL MICROMEMORY COVERAGE

INSTRU	JCTION	INSTRUCTIONS COVERED	ACCUMULATIVE ADDITIONAL COVERAGE
JMAO	بالمهادين		- 17
LDM		15	32
STM	e e e e e e e e e e e e e e e e e e e	15	- 47
ADD	sat	14	161
VIO	additional cond	± 14	75
SLSA	sat	12	(87
SUB	sat	11 ·	98
ADD#		· 9	107
DACM	sat	9	116
DADDR	sat	9	125
DSUBR		9	134
DADDR	~	4	138
RET		in an 🎄 i a caman caman a caracter a caracter a caracter a caracter and a caracter and a caracter	142

TARIE 7

4) - MICROPROGRAM -- PROM TEST --

The PROMs used prom consists of row and column addressing logic besides the actual memory cells. The addressing logic is tested by simply generating enough addresses to cover each of the row and column addresses. However, it is difficult to establish the percentage of the chip is used for addressing, Therefore, this test concentrates on bit cell coverage and the addressing coverage is expected to fall out as a result. In this test it is difficult to get a high coverage. Nevertheless, the rest of the CPU is virtually completely covered . Hence, it is assummed that the 5 % of the portion of the CPU uncovered by this test will eventually be the memory bit cells. Instructions are added as the emulator deterines coverage. The expected coverage of the microprogram memory by the previous tests was determined by examining the microprogram exercized by the insructions already executed (listed in table 77). The expected coverage was found to be 45.20%. Table 78 lists instructions added to increase the micromemory coverage in the order of their effectiveness. It should be noted that the size of the total microprogram (not including test panel or I/O) is 382 instructions.

ADDITIONAL MICROMEMORY COVERAGE

INSTRUCTION	INSTRUCTIONS COVERED	ACCUMULATIVE ADDITIONAL COVERAGE	
JMAO		17 32	
STM ADD sat	15 14	47 61	
DIV additional cond SLSA sat	14 12	75 87	
SUB sat	11	98 107	
DACM sat	9	116 125	
DSUBR DADDR	9:	134 139	
RET	e and 🖟 💮 e comment of the company	142	

TABLE 78

```
* CYCLIC RAP TEST FOR CPUT SOURCE STATEMENT
```

5030H

A H S ORG

MREF STMT

PROGRAM CPUTZ LAC ORJ

5030

-- CPU SELF TEST (CPUTM) MODULE

LINI

.. CPU SELF TFST (CPUT)

-- P. CURRAN

DESIGNFR

-- P. CURRAN LAST REVISED PROGRAMMER

-- 8 JUN 81

(0'2000) RCR

FUNCTION:

CPUT? DRES CYCLIC RAM TESTING FOR THE CPU SELF TEST.

PARAMETERS:

INPLIT :

OUTPUT: NONE

UNITS INVOKEDS NONE DATA BASE MACRUS INVOKEDS

DBREG -- REGISTER EQUATE

DATA REFERENCED:

CYCLIC SUM TEST TIMING ESTIMATES!

NOMINAL TIME: MAXINHM TIME:

ROM HSAGE:

CYCLIC SUM TEST CODE & LINKS -- 30 WORDS

RAM HISACF 8 NONE

COMMENTS: NONF

'n

*	
#	
2	
4	
*	
4	
*	
#	
•	
*	
*	
2	
Ξ	
æ	
*	
-	
•	
•	
*	
#	
*	
-	
*	
Ξ	
*	
#	
*	
•	
•	
*	
*	
-	
2	
-	
#	
#	
#	
*	
*	
•	
ī	
-	
*	
*	
*	
*	
*	
*	
*	
=	
*	
Ξ	
-	
*	
#	
4	
•	
#	
•	
•	
#	
*	
-	
4	
*	
* ~	

SOURCE STATEMENT

....

DATA HASE MACRO CALLS

289

EOU

EÓU

EGU

E O Li

EOL

EOU EOU EOU EOH EOU

CPUTZ ENTRY CPUTZ

EOU

ENTRY POINT

EDU FRU EDU EDU

5030

CYCLIC RAM TEST

STARTING ADDRESS

0801

0301

0301

0804 0301

A0.A4

A 0, 1

An, AS

A 0 , 1

A0, A7 AO, AB

A 0 , 1

A0, A2

89 90 90 90 90 90 90

A0.1

40,1

AO, A3

A0.1

0803

0301

0301 080H 0.501

5041 5042 5043

0809 CHOA 0 401 0301 3045 OROR 2044

0.4

A0, A10 A0, 1 A0, A11 A0, 1

PA . 0 A

A 0 , 1 A 0 , 1

O ERRORS

PROGRAM CPUTZ HAS

PAGE 1	107																		
ď	106																		
	105																		
	104																		
	103																		
•	101 105																		
	101																		
	100																		
	66																		
	86																		
	41																		
	96																		
	95	•		. •														-	
	94																		
	93																		
	92									•									
	161	•																	
	90								•										
NCES	109																		
REFERE	8 C C	68	101	109	111	113	115		16	5.6	95	41	66	101	103	105	80	125	
DEFINITION	14	62	7.1	7.2	7.3	74	75	7.6	63	44	65	99	19	. 6.8	6.9	7.0	90	82	125
VAI DE	0000	1000	A000	000B	0000	0000	9000	000F	2000	000g	0004	0005	9000	0007	0008	6000	5030	5030	001E
SYMBOL	۷0	۸1	A 1 0	A 1 1	A12	A 1 3	A 1 4	A15	A 2	A.3	9 A	A 5	A 6	47	A 8	64	CPUT2	SA	E.S.

```
SOURCE STATEMENT
* CPU TFST
       MAEF SIMI
```

PROGRAM CPUI

504F 0000 L0C 08.J

4F 00

4FOOH CPUTA EXTRN 940

ABS

.. CPU SELF TEST (CPUTM)

MODULE INI

-- CPU SELF TEST (CPUT)

.. P. CURRAN DESIGNER -- P. CURRAN

LAST REVISED PROGRAMMER

-- 8 JUN 81

-- 8 JUN 81

FUNCTION:

PRIOR TO FLIGHT WHEN INVOKED BY BIT AND DURING FLIGHT WHEN INVOKED BY SELF TEST, IT CONSISTS OF FOOUR FUNCTIONAL AREAS AS FOLLOWS: THE CPU TEST VERIFIES THE INTEGRITY OF THE PROCESSOR

1. ACCUMULATOR SCATCH PAD TEST 2. MEMORY ANDRESS PROCESSOR TEST 3. ALII TEST

4. MICROPROGRAM MEMORY TEST

PARAMETERS:

INPUT

NON

OUTPUTE NONE

UNITS INVOKEDS

CPUTZ -- "CYCLIC SUM TEST IN SYSMN.CPUTM"

DATA BASE MACHOS INVOKEDS

DHRFG -- RFGISTER EQUATE

DRIST -- TEST STATUS TABLE

DATA REFERENCED:

TSCPH 'CPH SCRATCHPAD IN CPH'
CHSLT 'CPH TEST NESULT' + /SET/ 1ST "TEST STATUS TABLE IN FSST"

TSSTS "SELF TEST STACK AREA IN CPU"

SAVE "SAVE AREA LISED HY CPH TEST" - /8ET, HSE/

ISHIT "DATA LINK TEST RECEIVE BUFFER IN SOIL" - 78FT, USE/

STMT MRFF . . .

CYCLIC SUM TEST TIMING ESTIMATES!

500 HS 500 HS

NOMINAL TIMES MAXIMIM TIMES

ROM USAGE :

CPU TEST COOF & LINKS -- 277 WORDS CPU TEST LOCAL DATA -- 23 WORDS

RAM USAGES

NONE

COMMENTS:

NONE

DBREG

DATA BASE MACRO CALLS

FOU E00 Enu

EOU

9000 0000

Enu Enu EOU

Eau

6000 0008 0000 4000 000C

Enu EGU En Enu

000E

2050 0000

9000 0001

INTERRIPT «XPT» INDICATOR WORD. FRAMES TIL NO «SPOFT «PPARITY «E>RROR COUNT. CURRENT «DPIAGNOSTIC «TPEST «M>ODE.

TSXPT+1

2050H 15

EOB

SCP11

FOE EOD FOU EGU EOI

SXPT 39PE

DATST

EGU

A 1.5 ===

SSPE+1

SOTE SADC SAMD SMUS

SHIP

ISPTM+1 SADC+1 ISAMD+1 SH 11+1 SVDS+1 SPIR+1 18K18+1 ÖGVAL+1 PI VAL+1

Enn EOU

SRIT

Edi EOG EOH EOU Enti

SDIM+1

CPU SCRATCH PAD ADDRESS.

0003 0000

2000

9000

1000 0000 6000

A000 000H 3000

rssrc+1

FLCIN+A

EOU E OU

PLVAL

FI. C I D

FLWDT SEMP

0015

0000

SMIR

OGVAL

SHIR

ISSIC

FLWDT+1

294

PROGRAM CPUT LOC ORJ MRFF STMT 0017 113

	THEY STACK ABEA STABILLY ANDRES	FIGURE DAY TOUR SELF FEST	DATA LINK BUFFER LEFT									SIARING ADDRESS		化二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基		EG187ERS						SAVE STACK POINTER	. •		CLEAR TEST RESULT	START ACCUMULATOR SCRATCH PAD 1FS1	(1-1) FILL ACCUMULATORS WITH TEST PATTERN			(1-5),(1-3),(1-4)																			
15057	•	0 0			UNITS REFERENCED					CPUT		•				SAVE CALLING ROUTINES REGISTERS		PO V V V			18,0R,ER,2R	A0, A15	AO LKFRP	A0.10.1 KMP2	A0	AO, LKCRS	AO, LKTAB	A1,2,A0	A2, A1	A1,3,A0	A3, A1	A1,4,A0	A4, A 1	A5.A1	A1,6,A0	46,41	A1,7,A0	A7, A1	A1,8,A0	0 4 0 4 4 0 4 4 0 4 4 0 4 0 4 0 4 0 4 0	A 2 4 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4	A1,10.A0	A10, A1	A1,11,A0	A11, A1	Alilzan	A12, A1	A1,15,A0	A 1 3, A 1
CHSI T FOIL			_		* EXTERNAL	•	#	# ENTRY POINT	-	ENTRY,	-	(10) VC			*	* SAVE CALL	******	בינות	* CPU TEST	#	CONT	TRA	4010		נוע	\$10*	LOAD	TUAD	TRA	LOAD	AND.	TOVO	4 4	IRA	LOAD	TRA	LOAD	TRA.	C V V V	4 C	TRA TRA	GAD.	TRA	LOAD	TRA	LOAD	V X I	1040	T K A
114	· ·	9	117	118	119	120	121	122	123	₹. i	621	201	128	621	130	131	132	? ? ?	1.55	136	137	138	139	1 4 1	142	143	7 7 7	145	146.	147	E 6	67.	15.0	152	153	154	155	92	ر ا د ا	0 5	160	161	162	163	164	165	166	167	168
									-	-													4F 5C	4F 50	<u>:</u>	4F58	4F 5A																			**			
0018	31.00	0000	3000								000						20042024 0024	1004001			0465		E458		0060	E 4 4 E	544F	2065	1200	5903	100	2904	5005	0051	2005	0061	5907	1/00	0000	- 00	0091	590A	0 0 A 1	590H	0041	7900	1000	100:	1000
																	000						4F 0 4		4F 09										4F 14	4F15	4F 15	7 L L L	21.13	. T	. I	45 10	4F 10	4F 1F	4618	4F 20	12 de	7	44.2.5

	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1																																											- 计正规程序系统 医医性性性							
~·					TEST OF SP RECISIER	5						START OF ALL TEST				TEST FOR SUM 1	•			INCREMENT CROSS									•					_					TEST FOR SUM 2		•			r 化多分子 医多分子 医多分子 医多分子 医多分子 医多分子 医多分子							
	0 0 0 0 0 0 0																			_								•						-			:	•					:	****					SLT		
	ZEZ 1	A1,14,A0	A14, A1	_:	715.415	A 1 5	-	A1,CP000	LKNUX	₹ '	A1,1,A0		A0. A14	כאר	ALKTAB	A0,16,A1	CP005	X CA X	N X X	AU, LAURS	AD L KING	A14.A14	4	A12, A12	=	10, A1	49, A9	2	14014	A5. A5	A 4 . A 4	AWA	A2, A2	A 0 . 0 . A 1	A1,1,A1	0 4 6 4	KCYL	A1, LKTAR	A0,17,A1	CP010	LKNDX	LKNDX		****	NO.	•	CPOIN	CPHT2	TSCPU+CRSLT	50001	LDCPV
_	CE STATEMENI	LOAD	TRA	LOAP	4 3 2	ADDR	IAR	SKED			UVO.	T O V C	N H S I G	1884	LOAD	CMD	=	*00	*:0		****	. E	, K	E C W	LCM	₹	E C	Σ. Ο .	Z Z	E &	. X	2	LCM LCM	LOAD	LOAN	کر کر د د د	188	LOAD	CMD	=	70,	4 ∏		*****	LINK SFCTION		X LINK			=	AH LINK
# G.	SOURCE									CP 000										CP()47																								* * *		; : •	LKMDX	LKCYL	LKCRS	LKCPT	LKTA
	STMT	169	170	171	77.	170	175	176	177	178	179	C .	180	183	184	185	186	187	8 6	, c	0 0	- 6	193	194	195	196	197	861	7	200	202	203	204	202	206	- 0 d	500	210	211	212	213	214	215	216	2 2	219	220	155	222	223	224
	VRI F	 						4F 20	4F 56					4F57	4F5A	•	4F 3B	4F 56	4F56	4F 58	A 7 7 A																4F 57	4F 5A		4F 5E	4F56	4F56									
ZAM CPUT	_	300E	0.0E.1	590F	0.00	0815	8F11	BA11	942A	OPFF	1065	0045		4 4		0137	1403	9410	9410	0410	5 4 1 B	0.2 F.F	0500	2220	OPRH	OPAA	6620	0288	1120	0000	0244	0233	0222	0005	5001	0500	FF 0 0 9 4 0 B	5509	4011	140P	9402	9401								5022	
PROGE	707	24	52	56			4F 2A	4	ij	9		. 5	2 0	2	ڃ	7	Œ	č.	₹ :	ž S	ے پ	4		, <u>c</u>	-	۲	M	7 1	<u>د</u> ک	6 -	œ	6	∢	Ē	ပ္ (= 4	<u>.</u>	-	4F 52	* :	54	5.					4F 56	4F 57	4F 58	4F59	4F 5A

		225		LINK	LOCPE-LOXX	
30.0		226		LINK	TSSTS+SAVE	
4F50 3000		227	LKNP2	LINK	LACPE	
		228	•			
		229	***	****	化多数化物 医乳头角 医乳头角 医乳头角 医乳头虫虫	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
				1040		
5E 04FA	4F 38				2000	
_		200		E 6		
	47.58	7 : 7 :		# O O	00:22	TRAIT GORGADORG BANDORA VOCATA
61 54FA	4F 5B			COVO	AUTRAPI	AUTHERS PRINCESON
		25.5			Alleaxedad	(2.2) ((2)
	4F 5A	236			AOLKTAB	
		237			A1,18,A0	(S-2) CORPARE MILE TRUE AROUND
65 8A11	4667	238	•	SKEO	A1, CP015	
9	4F56	239		¥=F	LKNOX	
_	4F58	240	CP015	LOADA	AZ,LKCRS	INCREMENT CROLT
		241		IAR	A 2 . 1	
		242		ST0*	A2.LKCRS	
	0 F C B	7 7 7		LOAD	A1.LKMP1	
4	1 0	7 7 7		040	ARTONIT	(2-4) CLEAR T REGISTER
2000	>	2 4 6		16.4.1		,
6t 1trr	Ų	***				
60 94E9	41.20	4		#OF	I T N J A	
6E 8F21		247		IAR	12,1	
Eht 9	4F 58	248		S10#	AZ, L KCRS	
7F 0E 410		549		POPM	A0, A14	LEST
FF0094E	5 4F57	250		1884	LKCYL	(3-5)
74 5566	LC.	251		LUAD	A1,LKTAB	
75 3C10		252		SUB	A0,16,A1	
4F76 HA01	4F78	253		SKEO	A0,CP020	_
17 940F	4F 56	254		¥ 1 1	LKNOX	•
78 0560	4F58	255	CP020	LUAD*	A1,LKCRS	
79 AF 11		256		IAR	A1,1	
7A ESDE	4F58	257		ST0*	A1, LKCRS	INCREMENT CROLT
78 0492		258		CONT	05,25,18	(3-4) TEST FLAGS
7C 8H42	4F 7F	259		SROV	CPO25	
70 KHF1		260		S.S.F. 1	56043	
10000	0				0 1000	
1 001	C 1	֓֞֞֜֜֜֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֡֓֓֓֓֓֡֓֡֓֓֡֓֡֓֡	35.000	100		COMPATANCE MATERIAL AND TAXABLE AND TAXABLE OF THE STATE
76 9407	4F 56	~ Q Q √	てからせつ		LANDA	
80 8143		263	CP030		A4, 3	
F81 0F61		264		210	A6, A1	
82 OF 4		265		^1 0	A4, A2	
83.0		266		ADDR	A6, A12	
4 AF 7		267		IAR	A7.2	
700		9.46		7	A7. A7	
		076		100		COMPLIANTORS WITH UNSATURATED ARITHMETIC
		100			2	
7		2 :) i	04.04	
88 OF 21) i v	AC. A.	
89 610	U	212		7	Alo, Ale	
æ		273		E X O R	A 3, A 4	
~		274		٦ ا	A 3, A 3	
80 F33		275		EXOR	A3, A4	
10 O 31		276		Σ.	A15.A15	
- 40 - 50 - 51		277		2	A15. A0	SCRATCH PAD TEST OF B OUT
100		27.0			40.415	
		-		<u>-</u>		
7		2		1	214 314	

-	
G;	
Ŧ	
_	
_	
I	
Σ	
_	
œ	
ی	
9	
æ	
-	
а.	
9	
Ē	
ວ	
u	
-	
Ξ	
_	

PROGR LUC	AM CPUT	MRFF	STMT	SOURCE	ST	ATFMFNT	1
	1		781		Z.	A0, A15	
	7F 0E 9571	2005	282		STM	AO, A14, LKSAV	
	-		2 A 3		CLA	•	
	5560		284		נוע	~ !	
	2000		28.5		נוץ	M	
	0955		287		\ 	* *	
	9460		288		CLA		
	1250		589		כרע	A7	
	0988		290		כן א	8	•
	****		29.1	-	יי כרא	Φ,	
	7 0		200		¥ .	0.14	
	0000		6 6 6		֓֞֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓		
	0060		100		٠ - -	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
	0.95.6		296		֓֞֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓		
	7F00420F		297		PUSHM		
	3		298		PADDM	A0. A10	
	REOZ	4FAB	599		SKNF	ט	
	700E955C	50	300		LOMA	7 1 4	
			301	CP 0 35	MPY	2. A 14	
	35	5005	302		SIMA	A 14	
	FF0094A9		303		199*	, 1,	
	1557	2002	304		LOAD*	LKTR	
	3013		305		SUB	•	
	8401 1448	45.5	306		SKED	310	
_	15.56	4008	40 K	0000	1000	P070	
_	1 L L L		309	•	_	A1.15735	
	E554	500A	310		\$10*		
_	FF 00450F		311		POPF		
-	BAFZ	4FBC	312		SSF2	CP045	
	AB61	4FBC	313		SRF 1	P 0 4	
-	8 H 4 H	4FAD	314		SROV	Pns	
	1442	4 F F	315	CP045	<u>ج</u>	P070	
	540	500A	316	CP050	LOADA		
_	FBF 65.4H	4003	717		1 A R	7	
_	F 002046		6		DADA	A 1 0 L N N O -	
_	F002024		320		DMPY	~	TO E I
_	F 002068		321		DMPY	•	
-	FOSOBC		322		Омру		
- 1	1943		323		SHLA	A4,3:.:	
	1 A C		324		DSUPR	10,4	
	220	U	ָרְיֻאָרָ רִייָּרְיִּ		UADINA O O O O	10, A2	
	2026	` ⋜	300	•	*004	A0.1 KC.1 V	
	1431	4666	\$2.8 \$7.8		} : : =		
~	FC		329		T NX	904	• •
•	FD04		330	9	RF 1	:	
	142E	4FFE	341		=	CP070	
_	F 4		332		> <u>-</u>	A4 - A0	
_	0F27		333				
4	F009484	4F57	334			<i>ن</i> بد ا	
-	ŗ	2007	335		ď		
	3514		336		SUB	•	

RAM	1		* CPU TEST	_		£
LOC OHJ	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	E !	SUURCE	S S S S S S S S S S S S S S S S S S S	44 N	
7 BAO	4F DA	337		SKEO	A0,CP065	
_	4FFE	338		i	CP070	
4F119 1425	4F F E	339		=	CP070	
	200A	540	CP065	LOADA	A1,LKRST	
		341		1 A R	A1,1	
F52E	500A	542		ST0#	A1, LKRST	
	5005	545		# MOU	AU, A14, L.N.3AV	CITEMATTER COTTAGES
4FDF 0410	900	3 4 4		- NO.	1K 4.1 K7 TV	SATURATED ARTIGUES
	0000	245		200 E	J. KOT V	
	0000	240		0400	AF A4	
4554 8088		× 2 × 2		SISA	0 K 0 K	
67.BC ·		072			A8.12	
4FES 8087		350		SLSA	AB. 7	
		351		CONT	15	
		352		2118	A12,3	
4FEB RIAZ		353		SLLA	A10.2	
		354		SRLL	A2,3	
		355		SRSL	A3,1	
8861		356		SRSA	A6,1	
		357		PUSHR	A0, A14	
		358		PADDM	AU, 15, A15	
		359		DACM	AZIAZ	
		360		010	A2, A5	
4FF3 OFAC		361		010	A10, A12	
		362		ארר ביי	A6.1	CA-1010 FIRM NOW ACTIONS (OI-R)
0.066	- i	36.5		44	A D : A D	
	5004	200		# 25 C	LKCYC	
4FF8 050F	2005	365		LOADA	֓֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֡֡֓֓֓֓֓֡֡֡֡	
		900		012	14012104	
	455	267		SK NE	AC. CP3/0	
	200¥	200		COAU*	AI, LARSI	
WEFE BF11		200		N P P	1000	
	¥000	2/6		310	A LAKAL	
040	2006	371	CP070	LUADA	AU LIKZFP	
44FF 50F0		216		4 Z	7 D V V	אנטוסענ מושנע בסלייונע
4		7 7 7	•		-	
		375	2	STORF	CALLING ROUTINES RE	REGISTERS AND RETURN
		376	*			
5001 7F0E410F		317		₩dUd	A0, A14	
5003 FF001200		378		RPS	0	END OF SELF TEST
		379	•			
		380	***	****	化化化物 化化物 化化物 化化物 化化物 化化物 化二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基	化化化物化化化化物化化化化物化化化化物化化化物化物化化化物化化化化化化化化化化
		381	•			
		362	L NX	NK SFCTION	40 T	
		0 1	# C A U	1	TOTATATATATA	
		5 1	> K C L L		10010404011	
2006 3000		C 0	1		100104040	
		5	1	¥ .		
5008 5017		29.7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	K K K K K K K K K K	Y X	CPCPV+12	
7 4		E 0	LACTE		TERRITORIA	
2017 A100C		F 00 %	- C M M - 1	- I - S		·
0104		5	181	E 410	48-4	
		392			:	
			t			

DISPLACEMENT FOR ANDRESS PROCESSOR TEST

GPF+2 -1 0EP1AH

Fnu

N X X

3000 3002 FFFF FRIA

LAMIS ERU

TSBL T

ACPF EQU

443

LOCPX EQU

LOCAL FOUATES

440

4 1 442

5022 5023 5024

5026 5025

5028 5029 502A

5027

5014 5015 5016 5017 5018

5019 501A 501B 501C

5010 501E

LUC OHJ

5000

500F 500F

EXTRN SYNROL TABLE CPUTZ

PROGRAM CPUT HAS 0 ERRORS

GE	167 236 337	164 210 316		427					
ď	165 235 336	163 208 310		360					
	163 234 332	162 208 309		359					
	161 233 326	161 206 308		372					
	159 232 306	160 206 305		358					
	157 231 305	159 205 304		333					
	155 211 302	158 185 283 484		357 325 325					
	153 207 300	157 184 271 425	1	343 320	36 3			•	
	151 207 299	156 179 264 370	. M .	202	363				
	149 205 298	155 176 257	•	201 27.8 27.1 22.5	n 49				
	147	154 175 256 368	352	270 270 370 855	ים או ט				755
	145 190 282	153	יות העו	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	4 4 F	•	•		255
	3 EC 60	377 152 172 252 253	ייי ייי	27 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	0 6×3		· .	198	5 8
	4 60 €	372 151 171 251	N 0	282	319			6	
	4 00 F	371 150 170 245	- 0	3~3 ~1	360 360 360 360 360			33.6	240
	3 C M	764 169 269 269	0 ~ 0	192 174 241 273	2 M M M M M M M M M M M M M M M M M M M			125	M M C
	2 CC 10	366 148 168 238	45040	0 m 3 .	20000000000000000000000000000000000000	7		328	231
	139	358 147 167 237	196 196 194 193	102 204 203	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2		31.5 36.8 8	61
NC FIS	138	357 146 166 235	196 195 194 193	172 204 203	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	<u> </u>	313	307 224 321 389	387
REFERENC		24 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	162 162 166 168	133 133 146 148 143	100 100 100 100 100 100 100 100 100 100	160 176 218 238 238	255 255 255 255 255 255 255 255 255 255	200 200 200 200 200 200 200 200 200 200	256 203 203 203 203 371 140
DEFINITION	0 0	79	\$ \$ \$ \$ \$ \$	Q.Q.Q. Q.	\$ \$ \$ \$ \$ \$ \$ \$	7 7 8 7 7 8 7 7 8 9 7 7 8 9 7 7 8 9 7 7 8 9 7 8 9 7 8 9 9 9 9		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	00000000000000000000000000000000000000
VALUE	0000	0001	0000 0000 0000 0000	000F 000P 0003	0000 0000 0000 0000 0000	0009 4720 4736 4756 4767	7 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	77774 77774 0000 0000 0000 0000 0000 00	25 20 20 20 20 20 20 20 20 20 20 20 20 20
SYMBOL	; ; ; ; ;	:	0 1 0 K	A 2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	4 4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	A9 CP000 CP010 CP015 CP015	04000000000000000000000000000000000000	CP070 CP070 CP070 CP072 CRSLT DGVAL DLVAL F1 CID	1.0 1.0005 1.0010 1.0015 1.0015 1.0024 1.002

							262																												
							254	370																					-						
							246	368																											
							239	342		386																									
			134				214	340	-	251																									
			303				213	318	343	236					•		412															412			
	346		250				188	316	302	210	365	4 4 4			245	436	385															385			
NCFS	345		503		243		187	310	300	184	335	227		429	235	421	384							389								384			
REFERENCE	326	364	183	139	2 7 4	141	177	308	2 R 2	144	304	225	430	415	225	161	226	102	103	101	104	P 77 7	1 u 1	522	113	001	105	108	114	66	106	556	8		421
DEFINITION	3A7	3A.8	155	226	225	227	220	3.89	384	224	386	443	777	446	445	126	116	101	102	106	103	117	100	96	112	66 .	104	107	113	46	105	115	41	436	168
VALUE	5008	5009	4F57	4F SC	4FSB	4F5D	4F56	500A	5005	4F 5A	2007	3000	3002	ERIA	FFFF	4F00	0000	0004	0005	6000	9000	3000	0003	2050	9100	0005	0007	000V	0017	1000	000B	3000	0000	0115	010A
SYMBOL	LKCTV	LKCYC	LKCYL	LKFRP	L.K.MP.1	L.KMP2	LKNDX	LKRST	LKSAV	LKTAH	LKTAL	LOCPE	LOCPX	LOMTS	LOXX	SA	SAVE	TSADC	TSAMD	TSHIR	TSHIT	TSBL T	TSHIM	TSCPU	TSCW2	TSUTM	TSMI)8	TSMIR	TSPST	TSSPE	TSSTC	15818	TSXPT	E S	us1

O ERRORS

PROGRAMS HAVE

* CYCLIC RAM TEST FOR CPUT SOURCE STATEMENT

MPEF STMT PROGRAM CPUTZ LUC ONJ

5030

MODULE

.. CPU SELF TEST (CPUTM)

5030H

A H S ORG

UNIT

-- CPU SELF TEST (CPUT)

-- P. CURRAN

PROGRAMMER

DESIGNER

-- P. CURRAN

-- 8 JUN 81 LAST REVISED

-- 8 JUN 81 TOZOON) RCB CPUT2 DOES CYCLIC RAM TESTING FOR THE CPU SELF TEST.

FUNCT ION 1

PARAMETERS!

INPLIT :

OUTPUT 1 NONE

UNITS INVOKEDS NONE

DATA BASE MACROS INVOKEDS

DBREG" -- REGISTER EQUATE

DATA REFERENCEDS NONE CYCLIC SUM TEST TIMING ESTIMATES! NOMINAL TIMES MAXIMIM TIMES

ROM USAGES

CYCLIC SUM TEST CODE & LINKS -- 30 WORDS

NONE

RAM USARFE

COMMENTS &

K A M CIR.	S RRE	STHT	* C	-	C RAM TEST FOR Statement	CPIIT	15 1981
• • • • • • • • • • • • • • • • • • • •		25	: :		*********		
	,	· *	٠.	: :			
		29		DATA BASE	F MACRO CALL	11.3	
		09		i			
1000		- 2	2 -		-		
7000		, <u>~</u>		F 10 1	- ^		
0003		9	Y	E O E	'n		
0000	٠	. 65	7 V	EQU	4		
9000		99	A 5	£00	ν.	•	
9000		67	V 6	003	•		
000		\$9	-	EOU	~		
9000		69	: 8V -	: , ,E0A :	•		
6000		70	6 V .	, £00	œ		
4000		7.1	=	EGU	9		
H000		72	=	EOU			
2000		73	A 1 2	EOU	12		
0000		74	=	£0n	13		
3000		75	=	EOU	4.		
000F		16	A 15	EOU	1.5		
		11	_				
		18	_	ENTRY POINT	INI		
		79	•				
		80	CPUTZ	IZ ENTRY	CPUTZ	•	
		8					
5030		82	8 8	EGU	*	BTARTING ADDRESS	
		8	•			-	
		₹ (*	****	*********		
		92	_				
		9 :		כאכר זכ	RAM TEST		
		0	•	į	•		
1050 0505		5 6		2 C	100		
				2004		-	
		•		0 1 2 4			
		- 0		A LO	74.04		
		7 0		9004			
		ה ק ה		2 0			
		. 4		ADOB		-	
		3		2 0			
		2 6		000	404		
		. 6		2 0		•	
		9		A 0.00	74.04		
		100		200			
		101		ADOR	A0.A7		
		102		R1.5	A0.1		
		103		ADDR			
		104					
		105		ADDR	6 V		
42		106		۲. ۲.	-		
		101		۵¥	014,	•	
77 77		108		RL.	-		
S.		109		٧٧	, A 1 1		
£		110			-		
2047 080C		=			, A 1 2		
æ		7			- ',		

A CYCLIC PAM TEST FOR CPUT Source statement		A0.1	0,A14		RETURN TO CALLING UNIT						LOCAL DATA		Acet		
A CYCLIC RAM TEST SOURCE STATFMENT	ADDR	RL 3	ADDR	•	* RETURN TO	•	a P s	1. 1.	**********		. NO. LINKS OR LOCAL DATA	•	us Equ	4	
STMT	113	1 4	115	116	117	118	110	120	121	122	123	124	125	126	/ 2
MREF															
PROGRAM CPUTZ LOC ORJ		504A 0301	SO4B ORDE				504C FF001200						001E	14 × C	3046

PROGRAM CPUTZ HAS O ERRORS

FXTRN SYMBOL TABLE

	= =	
G	112	
	7 =	

DEFINITION REFERENCES

0000

3 Y M B O L

CPUT2 SA IIS

310

_	-
93	113
92	112
6	==
=	0

99 100 101 102 103 104 105 106 107

Wish INTO Parts

CHAIL WAY TRAIL FOR LEAD

```
4F 0 0 H
                                     CPUT2
      SOURCE STATEMENT
                                     EXTRN
# CPU 1FS1
                       ABS
                             OHC
       MREF SIMT
```

PRUGRAM CPUT

504F 0000 L0C 0BJ

-- CPU SELF TEST (CPUTM)

HODOLE LINI

.. CPU SELF TEST (CPUT)

-- P. CURRAN

-- P. CURRAN

-- 8 JUN 81

LAST REVISED

PROGRAMMER

DESIGNER

-- 8 JUN 81 RCB 1020001

FUNCTIONS

THE CPU TEST VERIFIES THE INTEGRITY OF THE PROCESSOR PRIOR TO FLIGHT WHEN INVOKED RY BIT AND DURING FLIGHT WHEN INVOKED BY SELF TEST, IT CONSISTS OF FOOUR FUNCTIONAL AREAS AS FOLLOWS:

1. ACCUMULATOR SCATCH PAD TEST 2. MEMORY ADDRESS PROCESSOR TEST 3. ALI! TEST

4. MICROPROGRAM MEMORY TEST

PARAMETERSI

NONE INPUTE

OUTPUT

NONE

UNITS INVOKEDS

CPUT2 -- "CYCLIC SUM TEST IN SYSMN, CPUTM"

DATA BASE MACHOS INVOKEDS

DHNEG -- RFGISTER EQUATE

UHIST -- TEST STATUS TABLE

DATA REFFRENCEDS

TSCPH 'CPH SCRATCHPAD IN CPH' + /SET/ IST "TEST STATUS TABLE IN FSST"

TSHLT "PATA LINK TEST RECEIVE BUFFER IN SPLL" - /SET, USE/ SAVE 'SAVE AREA IISED HY CPII TEST' - /SET, IISE/ TSSIS 'SELF TEST STACK AREA IN CPU'

SOURCE STATEMENT

MREF STMT

PROGRAM CPUT

LOC 0HJ

* CPU TEST

÷.

. 1 ,

	P#06 L0C	œ	도 () (건 () 조	SIMI	* CPU SOURCE	CPU TEST WIRCE STATEMENT			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	6 15 1981
•		0017		211	TSPST CRSLT	200	15CW2+1 7SPST+1	410 140	. ADEA STADITME ADDRESS	
		0000		911	SAVE		0 0	STACK USED HY	USED BY CPU SELF TEST	
		3000		118	1381			_		
				6 7 7	X	EXTERNAL UNITS	UNITS REFERENCED	NCED		
				121	t e					
				122	Z 4_1	ENTRY POINT				
				2.0		ENTRY CPUT	CPUT			
		4500	-	125	* Ø	EOU	4	START	STARTING ADDRESS	
				127	* *					
•	•			129	****	*******	**********	****		•
				131	¥0	VE CALL	SAVE CALLING ROUTINES REGISTERS	REGISTERS		
	4600	4F00 7F0E420F		132	CPUT	PUSH	A0, A14			
3				134	* 1	TEST HOS				
313				136	. *					
	4502			137		CONT	18,08,ER,28	•		
	4104		4F SC	1 39		3 T O &	AO.LKFRP	SAVE	WIACK POINTER	
	4605	70049554	4F 59	140		LDM	AO, 10, LKCPT			
	4507	7E0A955		141		81E	A0,10,LKMP	97312		
	4F 0 A		4F 58	143		ST0*	AO.LKCRS	STARI		
	4F 0B		4F 5A	144		LOAD	AO,LKTAB	(1-1)	LATORS WITH 1	ER
	4F 0C		•	145		LOAD	A1,2,A0			
	47.05			. 40		7 2 7	A2, A1	(6.1)	(4-1) (1-1) (1-1)	
	4F 0F			148		TRA	A3, A1			
	4610	2904		6 4 4		LOAD	A1,4,A0			
	4F12			151		LOAD	A1,5,A0			
	4F13		•	152		TRA	A5, A1			
	4514	3,406		2 5 5		LUAD THA	A1,6,A0		•	
	4F16			155		LOAD	A1,7,A0			
	4F17			156		TRA				
	4F18	5908		157		LOAD	A1,8,A0			
	4F 1 A			2.0		0 ¥ 0	A1.9.A0			
	45.18			160		47	•			
	4F 1C	590A		191		: 	1,10,40			
	41.17			291		- :	1 4 4 7 7			
	41.4			164		. .	1 V V I I			
	46.20			165			1,12,40			
	4F21			166			12,41			·
	2 L 2 L 2 L 2 L 2 L 2 L 2 L 2 L 2 L 2 L	2400		16.			1,15,A0			
	2		*	:						

TEMENT 1 1 1 1 1 1 1 1 1
TRA A14,A1 LOAD A1,15,A0 TRA A15,A1 LCM A15,A15
ADDR A1,415 IAR A1,1 SKED A1,CP000
PUSHM AO'A14 JSS* LKCYL
¥0.
LCM A14,A14 LCM A13,A13
< <
A 10, A 1
LCM A9,A9 LCM A8,A8
LCM A7,A7 LCM A6.A6
4
A0,0,41
100 A 40 40 100
CONTRACTOR
-
GPO10
TO SEE STATE OF SE
SECTION
INK CP070
CPUTZ
LINK LDCPV: S.

SOURCE STATEMENT

MREF SIMT

PROGRAM CPUT LOC 08J

CPH TEST

```
COMPUTATIONS WITH UNSATURATED ARITHMETIC
                                COMPUTATIONS WITH SATURATED ARITHMETIC
                                                                                        (2-3) COMPARE WITH TEST RESULT
                                                                   MEMORY ADDRESS PROCESSOR TEST
                                                                                                                                                                                                                                                                                                                                                                               SCRATCH PAD TEST OF B OUT
                                                                                                                                        CLEAR T REGISTER
                                                                                                                                                                                                                                   INCREMENT CRSLT (3-4) TEST FLAGS
                                                                                                             INCREMENT CROLT
                                                                                                                                                                     INCREMENT CRBLT
ALU TEST
(3-2)
                                                                           (2-1), (2-5)
                                                                                                                                          (2-4)
                                                                            235 HOLD BILLOAD HI ABOLGXX+49 AO
TSSTS+SAVE
LUCPE
      LOCPE-LOXX
                                                                                                                                                                                          11,LKTAB
                                                                                                                                                                                                                      11,LKCRS
                                                                                                                                                                                                                                    A1, LKCRS
                                                                                                                                                                                                                                            0S, 2S, 1R
                                                                                                                                                                      AZ, LKCRS
                                                                                                                                                                                                         10,CP020
                                                AO, LKCRS
                                                             AO, LKCRS
                                                                                   236 FOR THE LOAD FOR OLKTAB
                                                                                          A1,18,A0
                                                                                                 A1, CP015
                                                                                                              12, LKCRS
                                                                                                                            12, LKCRS
                                                                                                                                                                                                  10,16,41
                                                                     . . AO, LKMP1
                                                                                                                                    A1,LKMP1
                                                                                                                                                                                                                                                                                                                                                                                               A15, A15
                                                                                                                                                                                                                                                                                                                                              410,A12
                                                                                                                                                                                                                                                                                                                                                                           A15, A15
                                                                                                                                          13,CPUT
                                                                                                                                                  DXX, A1
                                                                                                                                                                              10, A14
                                                                                                                                                                                                                                                                                                                                                                                                      A15, A0
                                                                                                                                                                                                                                                                                                    16, A12
                                                                                                                                                                                                                                                                                                                                                                                 A15, A0
                                                                                                                                                                                                                                                                                                                                                                                        A0, A15
                                                                                                                                                                                                                                                                                                                                                            A3, A3
                                                                                                                                                                                                                KNDX
                                                                                                                                                                                                                                                                                                           A7,2
A7,A7
                                                                                                                                                                                                                                                                                                                                A2, A8
                                                                                                                                                                                                                                                                                                                                                                   A3, A4
                                                                                                                                                                                                                                                                CP030
                                                                                                                                                                                                                                                                                                                                                     A 3, A 4
                                                                                                                                                                                                                                                                        LKNDX
                                                                                                         XCNX
                                                                                                                                                                                                                                                   25043
                                                                                                                                                                                                                                                                                       16, A1
                                                                                                                                                         X ON X
                                                                                                                                                                                     KCYL
                                                                                                                                                                                                                                                          CP 0 25
                                                                                                                                                                                                                                                                                              14,12
                                                                                                                                                                                                                                                                                                                                       A2, A1
                                                                                                                                                                                                                               A. 1. 1
                                                                                                                                                                                                                                                                               A4,3
                                                                                                                       12,1
                                                                                                                                                                12,1
                                                        A0,1
                                                CP010 LOAD.
                                                                                                                                                                                                                       LOADA
                                                                                                               LOADA
                                                                                                                                                                                                                                                                                                   ADOR
             LKFAP LINK
LKMP2 LINK
                                                                                                 SKEO
                                                                                                                                                                                            LOAD
                                                                                                                                                                                                         SKED
                                                                                                                                                                                                                                                   SROV
                                                                                                                                                                                                                                                                 SSF2
                                                                                                                                                                                                                                                                               SLLA
                                                                                                                                                                                                                                                                                                                        CONT
                                                                                                                                                                                                                                                                                                                                              DMPY
EXOR
                                                                                                                                                                                                                                                                                                                                                                  EXOR
                                                                                                                                   LOAD
                                                                                                                                                                                                                                            CONT
                                                              9104
                                                                     I LOAD
                                                                                                                                           OVO
                                                                                                                                                                      STOR
                                                                                                                                                                              POPE
                                                                                                                                                                                     1584
      LKMP1 LINK
                                                                                                                                                                                                                                                          3SF1
                                                                                                                                                                                                                                                                                                           IAR
                                                                                                                                                                                                                                                                                                                                                            LCM
                                                                                                                                                  1841
                                                                                                                                                                                                                                                                         *35
                                                                                                                                                                                                                                                                                      220
                                                                                                                                                                                                                                                                                                                  ACH
                                                                                                                                                                                                                                                                                                                                       ^10
                                                                                                                                                               AR
                                                                                                                                                                                                  SUB
                                                                                          808 :: ·
                                                                                                                                                         *OF
                                                                                                                                                                                                                               ¥
                                                        X Y
                                                                                                                                                                                                                                                                        CP025
                                                                                                                                                                                                                                                                               CP030
                                                                                                                CP015
                                                                                                                                                                                                                        CPO20
                                                                      234
                                                                                            237 .. 1 4...
                                                                                                                                                                                                                       255
                                                                                                                                                                                                                                                                              263
                                                                                                                                                                                                                                                                                             265
                                                                                                                                                                                                                                                                                                                  268
                                                                                                                                                                                                                                                                                                                          569
                                                               233
                                                                                                        239
                                                                                                                240
                                                                                                                                    243
                                                                                                                                                                                                                                                                                                     993
                                                                                                                                                                                                                                                                                                           267
                                         230
                                                                                                  238
                                                                                                                                                                              549
                                                                                                                                                                                                          253
                                                                                                                                                                                                                                                           98
                                                                                                                                                                                                                                                                         262
                    227
                            228
                                                251
                                                                                                                             245
                                                                                                                                            7 7
                                                                                                                                                   245
                                                                                                                                                          546
                                                                                                                                                                 747
                                                                                                                                                                                                                                      257
                                                                                                                       41
                                   229
                                                                                                                                    4F 58
4F 00
                                                                                                                                                         4F56
                                                                                                                                                                        4F 58
                                                                                                                                                                                     4F57
                                                                                                                                                                                             4F5A
                                                                                                                                                                                                         1F78
                                                                                                                                                                                                                 4F 56
                                                                                                                                                                                                                       4F58
                                                                                                                                                                                                                                      4F58
                                                                                                                                                                                                                                                   4F7F
                                                                                                                                                                                                                                                          4F 7F
4F 80
4F 56
                                                                                                         4F56
                                                                                                                4F 58
                                                                                                                             4F58
                                                               4F 58
                                                                      4F 58
                                                                                    4F SA
                                                                                                  4667
                                                                                                                                                                                                                                                                                                                                              FFOOSOAC
  FF0094E5
                                                                                                                                                                                7F 0E 410F
                                                                                                                                                                                                                                                                                                                                                                                                       0 9 F O
                                                                                                                                                                                                                                                                                                                                                                                  0 360
                                                                                                                                                                                                                                                                                               0F 42
                                                                                                                                                                                                                                                                                                                          0420
                                                                                                                                                                                                                                                                                                                                 0F 28
                                                                                                                                                                                                                                                                                                                                                      4F88 F334
                                                                                                                                                                                                                                                                                                                                                                            OZFF
                                                                                                                                                                                                    3010
                                                                                                                                                                                                                        05E0
                                                                                                                                                                                                                                             0492
                                                                                                                                                                                                                                                    8H42
                                                                                                                                                                                                                                                                                 6143
                                                                                                                                                                                                                                                                                                     0 H 6 C
                                                                                                                                                                                                                                                                                                            8F72
                                                                                                                                                                                                                                                                                                                   7700
                                                                                                                                                                                                                                                                                                                                                                     F 3 34
                                                                                                                                                                                                                                                                                                                                                                                         9040
                                                                                                                                                                                                                                                                                                                                                                                                OZFF
        3001
                     3000
                                                                                                                                            5195
                                                                                                                                                          9469
                                                                                                                                                                 8F21
                                                                                                                                                                        EPE9
                                                                                                                                                                                                                 940F
                                                                                                                                                                                                                                                                         9407
                                                                                                                                                                                                                                                                                        0F61
                                                                                                                                                                                                                                                                                                                                        0F 21
                                                                E4F8
                                                                       54FA
                                                                              5903
                                                                                    54F7
                                                                                            3912
                                                                                                         94F0
                                                                                                                06F1
                                                                                                                                                   LEFF
                                                                                                                                                                                             5566
                                                                                                                                                                                                          BAOL
                                                                                                                                                                                                                                      E50E
                                                                                                                                                                                                                                                           BHE 1
                                                                                                                                                                                                                                                                  BHF 1
               3000
                                                                                                                       8F 21
                                                                                                                               Eber
                                                                                                                                     55F1
                                                          8F01
                                                                                                   8 A 1 1
                                                                                                                                                                                                                                                                                                                                               4F89
                                                                                                                                                                                                                                                                                                                   4F85
                                                                                                                                                                                                                                                                                                                          4F86
                                                                                                                                                                                                                                                                                                            4584
                                                                                                                                                                                                                                                                                                                                                             4F BC
                                                                                                                                                                                                                                                                                                                                                                     41.80
                                                                                                                                                                                                                                                                                                                                                                                                4191
                                                                                                                                                                                                                                                                                                     4F.83
                                                                                                                                                                                                                                                                                                                                         4F88.
                                                                                                                                                                                                                                                                                                                                                                            4F AF
                                                                                                                                                                                                                                                                                                                                                                                   41 AF
                                                                                                                                                                                                                                                                                                                                                                                          16.90
  •
                                                                                                                                                                 4F6E
                                                                                                                                                                         4F 6F
                                                                                                                                                                                                                                       4F7A
                                                                                                                                                                                                                                             4F 7B
                                                                                                                                                                                                                                                           4F 7D
                                                                                                                                                                                                                                                                  4676
                                                                                                                                                                                                                                                                                 4F80
                                                                                                                                                                                                                                                                                        4F81
                                                                                                                                                                                                                                                                                                                                  4F 87
       4F58
              4F 5C
                                                                 4F60
                                                                                                                                                           1F 60
                                                                                                                                                                                                                               4F79
                                                                                                                                                                                                                                                                                               4F 82
                                                                              4F 62
                                                                                                   4F 65
                                                                                                          4F66
                                                                                                                        4F68
                                                                                                                               4F69
                                                                                                                                      4F 6A
                                                                                                                                            4F 68
                                                                                                                                                                                                                        4F78
                                                                                                                                                                                                                                                    4F7C
                                                                       4F61
                                                                                     4F63
                                                                                                                 4F67
                                                                                                                                                    TF6C
                                                                                             4F64
```

4FDB 1425		
### 10 200 340 241 200 341 200	36 CP070	
## ## ## ## ## ## ## ## ## ## ## ## ##	•	
700E9528 5005 343 700E9528 5005 343 700E9528 5005 344 80088 6008 345 8008 345 8008 346 8008 346 8008 346 8008 346 8008 346 8008 346 8008 346 8008 346 8008 346 8008 366 8008 3	IAR Alel	-
0410 A728 R627 8088 844 8088 8088 8087 8082 8183 8183 8		
## 5008 345 100	CONT 18	SATURATED ARITHMETIC
## ## ## ## ## ## ## ## ## ## ## ## ##	ADD* 3.LKCTV	
F056 8068 8068 8178 8182 8183 8183 8184 8184 8185	SUB. Z.LKCTV	. •
### ### ### ### #### #### #### ########	DADDR AS.A6	
### ### ##############################	D	
## 100 100		
# 1		
### ### ### ### ### ### ### ### ### ##	_	
### ### ### ### ### ### ### ### ### ##		
### ### ### ### ### ### ### ### ### ##		
### ### ### ### ### ### ### ### ### ##		
7F0E420F 7F0E400F 7F0E400F 7F0E400F 359 0F25 0056 0751 0056 8E03 8F11 8500 0428 8F11 8500 0428 8F11 872 0428 8F11 872 0428 8F11 872 873 874 8F5001200 874 875 875 875 875 876 877 876 877 876 877 876 877 877 877	A 6 , 1	
7F0E400F 7F0E400F 7F002122 00F25 00F25 00F25 00F25 00F25 00F26 00F	-	
7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	FAUUM AU, 13, A13	
PFC 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	CACT AND	
750	. <	
FF009413 5009 364 D50F 5007 366 BE03 4FF 367 D50F 500A 368 BF11 369 D40B 500A 370 D42B 373 O42B 373 O42B 373 FF001200 373 376 7 FF001200 378 376 7 FF001200 378 376 7 FF001200 378 377 FF001200 378 378 378 378 378 378 378 378		HARAND MIN MIN MITH GROFFFE
FF009413 5009 364 D50F 5007 365 BE03 4FE 367 D50F 500A 368 BF11 369 D0428 373 O428 374 FF001200 378 376 # 377 FF01200 378 377 FF01200 378 377 FF0130 465 370 FF0130 465 370 FF0130 465 370 FF0130 465		
050F 5007 365 3C15 8E03 4FE 367 050F 500A 358 6F11 369 0428 372 0428 373 0428 373 0428 374 7F0E410F 375 7F0 01200 379 370 4 370 4	_	
366 8E03 8E03 8E03 8E03 8E11 86F11 86F11 86F11 86F11 86F11 878 878 878 878 878 878 878 878 878 8	•	
#E03 4FFE 567 D50F 500A 368 E50D 500A 370 D408 5006 371 CP D428 373 D428 373 D428 373 D428 374 FF001200 375 376 377 FF001200 377 FF001		•
D50F 500A 368 8F11 86F11 500A 368 8F10 500A 370 00F0 372 00428 373 7F0E410F 377 7F0E410F 377 7F0E410F 377 7F0E410F 377 7F0E410F 378 7F0		
### 11	.	
F50D 500A 370 0428 5006 371 CP 0428 373 374 7F0E410F 376 4 7F0E410F 377 4 7F0E410F 378 4 376 4 376 4 376 4 376 4 377 4 380 4 360 4		
0428 5006 371 CP 0428 373 375 775 776 410F 376 377 377 776 410F 377 377 377 377 377 377 377 377 377 37	_	
0.000 0.428 373 375 375 77624107 376 377 570 379 381 381 381 381 381 381 381 381 381 381	*	
7 F D E 41 O F		אנים חובר מיאנים וויים אנים אומים אנים אומים אנים אנים אנים אנים אנים אנים אנים אנ
7766410F 376 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	LUNI ESTIS	
770E410F 370 F 370	STORF CALLING BOUTINES	CALLING BOUTINES REGISTERS AND RETURN
7F0E410F 377 FF001200 378 378 379 379 379 379 379 379 379 379 379 379		
FF001200 378 389 4 4 3500 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	POPM AO, A14	•
379 # 380 # 300 #		END OF SELF TEST
3011 3011 3011 3011 3011 3011 3011 3011		
3011 3011 3011 3000 3011 3000 3011 3011		
3011 3011 3000 3000 465A 5017 5017 5017 5018 340 500 500 500 500 500 500 500 500 500 5		
3611 384 LKS 3C00 585 LKP 4F5A 386 LKT 5017 587 LKC 7030 388 LKC 2068 589 LKC	LINK SECTION	
3C11 384 LKSAV 3C00 585 LK2FP 4F5A 386 LKTBL 5017 587 587 LKCTV 5030 388 LKCYC 2068 549 LKHST 340 4		•
3C00 585 LK2FP 4F5A 386 LKTHL 5017 587 LKCTV 5030 348 LKCYC 2068 549 LKH3T 340 4	LINK TSSTS+SAVE+17	
4F5A 386 LKTHL 5017 5017 507 LKCTV 5030 348 LKCYC 2068 549 LKHST 340 LKHST	-	
5017 587 LKCTV 5030 348 LKCYC 2068 549 LKRST 340 4	LINK LKIAH	
2068 349 LKRST 340 A 340		
2068 589 LKRST 390 a 390 a		
# U6E	LINK TSCPU+CRSLT	
1011 101		
1611 166	EQ11 **SA	
392		

PROGR LOC	PROGRAM CPUT	KREF	91MT	A CPU TEST SOURCE STATEMENT	MENT		
			200		- 电电子系统 化二苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯甲基苯	化化工厂 机多价 医结节性 医乳球球球 医化乙酰苯磺胺 计数据程序 医乳球性医乳球性医乳球性医肠球球	
			362	* LOCAL DATA			
			397	LDCPV FIX	NE F F H	TEST VALUE TABLE	
			398	FIX	ODDFFH	_	
			399	XI.	DEF 1 AH	ACC 2	
			0.04	>	HOME		
2007	0124		0.0		12AH	t w	
			403	× ,	A &ZaCH	ACC 6	
5015			404	L	: 'ФЕ'0 1 1 Н	ACC 7	
			405	-	POUF STEM	ACC A	
5014			908	-	009F9H	\$ UU4	
			0 0	< >		2~ LL4	
			4 6	< ×	66.49H	ACC 12	
			410	×	ODSHHH	ACC 13	
			411	FIX	1001H	ACC 14	
			412	LINK	18818+8AVE+1	ACC 15	
			413	FIX	155474		
			# C # C	A :	0E4C5H	7 2	
			415	× :		ORV A	
			9 5	# 2 4. U			
				× >		TICAL TECT TO THE	
			7 4	* X			
			420	•	1		
	0017		421	70 E00	4-84-101	÷	
			422	***			
			\$ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			医多足性乳化抗溶化 医苯甲甲状腺 医苯胺 医苯胺苯胺 医苯甲基苯胺 医医抗球球菌 医乳球球球菌	
			2 S	LD005 TAR	A1.2	MEMEORY ADDRESS PROCESSOR IFST	
		5027	426	7	10015		
			427	LD010 TAR	A2,1		
			428				
			627	X 3	STECT 4		
		502B	# # # P	1 DOZO 10	さんしょう こうしゅうしゅう		
		5028	4 32	SKLT	A12, LD020	ALU TEST	
502A	8F 2F		433		1.0.		
2			2 P	בייסק ב			
	0115		436	IIS EOU	*-84-LD		
			437	•	,		
			E M 2				
			4 4		- 假微性性性性性性性性 一、 、 、 、 、 、 、 、 、 、 、 、 、 、 、	化化化环基化物 医克里氏 医多种性 医克里氏 医克里氏 医克里氏 医克里氏 医克里氏试验检尿道 医乳球球球球球球球球球球球球球球球球球球球球球球球球球球球球球球球球球球球球	
			441	. LOCAL FO			
•	4		4 4 2 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		•		
:	3000 3000 3000 3000		× 3	LACPE FOR	C*. 8 2 4		
	£ 6 6 6		1 4		4	DISPLACEMENT FOR ANDRESS PROCESSOR TEST	
	FRIA		222	רטא	**************************************		
			447	. •			
-	·		£ 7 7	•			

EXTRN SYMBOL TABLE /

PROGRAM CPLIT HAS 0 ERRORS

DESTRUCTION OF SECTION

1 1 1 1 1 1 1 1 1 1		LRUSS REFERENCE																			
001 779 115 115 115 115 115 115 115 115 115 11	VALUE	OF FINITI	FERE	NCE 3						ė											GE
150 171 173 164 174 175	0000	80	133	,	139	0 7	-	~	M	•	45	-	- c	- ·	m :	51 5	15	16	9 6	- O P	- C
1			169		179	6 m 6 us	2 2	2 E		· -	- ~		n 40	- G	. m	2 30	30	32	, FG	M	PP
10 10 10 10 10 10 10 10			343		35A	90	67	7.1	Q.	_		•	,	,	•	٠	•	•	. 7	4	4
217 315 315 315 318 318 318 318 318 318 318 318 318 318	1000	42	145		147	6 7	O (0.5		~ ^		- ·		 • •		- ^	0 0	- 0	200	٥Õ	•
10 10 10 10 10 10 10 10			163		727	6 K	C 4	: V		. ~	25.2	یہ . م	. ~	· ~	· ~	144 184	30	30	30	-	-
164 164			317		335	9 7	0 1	-	. ~	ı sırı	99	M 60	6	4	S 4						
90 1164 194 195 195 824 82 87	A000	89	162		196	72	92	6		S.	53 3	<u>~</u>									
91 1166 194 194 295 294 301 352 343 357 317 399 399 991 392 318 317 317 318 318 318 318 318 318 318 318 318 318	0000				195	93			Ξ,			,									
9.2 - 115 110 102 193 297 249 240 310 310 310 313 359 310 40 41 31 310 102 193 295 290 200 310 310 310 310 310 310 310 310 310 3	2000				194	Š	72	4	5	25	24 5	~	=								
93 1131 172 173 174 175 175 176 176 269 270 270 270 270 270 270 270 270 270 270	0000				193	9	26			į	•	•	,	~			•				
04 136 175 173 173 174 170 1	3000				201	<u>م</u> ا	2 :	O 0	N 6	9 ;	70	2 P	n n - a	n n u a	1 n	· ·		47	_		
8 1 146 204 204 204 21 22 21 21 21 21 21 21 21 21 21 21 21	000	76	138		173	S	7	2 :	0 !	•	 		u n	M 12		د ا		· F	IN.	-	
62 145 203 203 204 273 274 275 265 355 332 65 65 50 20 20 20 205 205 205 205 205 205 20	0005	18	146		2 04	0	-	2	_	0	2	u	_	^ F	•	,	,	•	;	1	
6 150 202 203 204 205 204 205 204 205 20			2 3 3	6	•	4	*		7 4	75	7	V									
150 202 202 203	2	~8	148	2	9	3 1	~ .			n .	7 6	۳ بر د	2								
85 154 200 200 267 367 365 363 363 363 65 65 65 65 65 65 65 65 65 65 65 65 65	9	93	150	0	0	.c	an i	.	2	0	^	7	ų								
154 200 200 200 201 321 341 350	00	76	152	20	0	_	_	_	•		1	•	,	,							
156 199 199 267 268 289 350 158 156 197 197 291 292 340 349 350 178 176 197 291 291 322 340 349 350 178 176 197 291 291 292 292 240 240 252 25	9	85	154	20	0	4	•	æ	_	2	47	^ •	7	2							
156 196 196 270 291 322 346 349 350 176 176 197 291 292 348 349 350 178 176 176 292 293	. 6	96	156	-	•	2	æ	•	69	34 34											
178	9	87	158	-	•	0 2		_	22	6	49 3										
176 176		€	160	13	•	16				•	•										
245 255 256 266 257 267 257 257 257 257 257 257 257 257 257 25	F 2	178	176	•																	
255 253 250 250 250 250 250 250 250 250 250 250	4F TB	68.	186																		
255 256 260 255 260 255 260 255 260 255 260 255 260 255 260 255 260 255 260 255 250 250 250 250 250 250 250 250 25	4F 5E	231	212																		
265 259 260 263 261 263 261 301 299 315 314 315 315 315 316 316 317 320 327 318 329 321 328 331 338 339 367 318 321 328 331 338 339 367 319 327 328 331 338 339 367 319 327 328 331 338 339 367 311 4 222 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 2 2 2 389 9007891 Art 11 31 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	4F67	240	238																		
26.5 25.9 26.0 26.1 26.1 26.1 26.1 26.1 26.1 26.1 26.1	4F78	552	253																		
26.5 26.1 30.1 299 30.2 306 31.5 31.5 31.5 31.5 31.5 31.5 31.5 31.5	4F 7F	. 562	528	26																	
300 301 299 308 301 308 315 315 315 315 316 315 316 315 316 317 318 318 318 318 318 318 318 318 318 318	4F80	263	261																		
315 313 316 315 317 313 329 327 330 337 340 337 350 307 315 328 331 336 339 367 133 324 224 387 388 461 114 222 389 9016111 After	F	301	568																		
316 313 316 327 330 327 340 327 31 220 307 315 328 331 338 350 31 224 244° S 13 3 22 369 Shirts African	4F#4	308	306																		
316 314 329 327 340 329 340 220 307 315 326 331 336 339 367 113 124 244 244 114 222 369 311 316 319 367 116 110 111 011111111111111111111111111	4F AC	-	315	3																	
329 329 329 329 329 329 329 321 220 327 133 124 224 386 110 110 110 110 110 110 110 110 110 11	4FBD	~,	314																		
340 337 124 220 307 133 124 244 222 369 110 110 110 110 111 110 110 111 110 110 111 111 111 111 112 112	4FCE		327		-																
340 357 220 307 328 3 221 388 114 222 389 110 110 110 110 111 110 111 111 112 421 421 422 423 431 431 432 432 433 385 371 223 434 431 435 436 431 431 431 431 432 433 434 431 431 431 431 431 431 431 431	4F.C.F		329																		
371 220 307 315 326 331 330 339 350 350 350 350 350 350 350 350 350 350	4FOA		337		•								•								
133 124 244	4FFE		220	307	5	Ň	•	20	7.	0											
3 221 306 114 222 369 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	45.00	_	124	244																	
114 222 389 117 118 119 119 119 119 119 119 119 119 119	FXTR		M	2	300	-			:	•				•							
100 110 111 112 110 110 111 112 110 111 112 111 112 112	0018		255	2						-											
110 111 112 113 113 113 113 113 113 113 113	000	20	104																		
111 111 111 111 111 111 111 111 111 11	0000	109	110																		
421 436 425 223 427 426 255 257 425 248 255 257 425 248 255 257 425 248 255 257 425 248 255 257 425 248 255 257	0000	-			- :	. : 															
421 436 422 423 423 423 423 525 253 525 253	0015		112			-			÷ .												
427 428 431 432 431 431 431 431 431 431 431 431 431 431	0017	24	436						 -												
430 432 432 431 431 431 431 431 431 431 431 431 431	5025	7.7	223																		
430 432 432 431 431 641 641 641 641 641 641 641 641 641 64	4000	~				: :-													-		
431 432 431 431 431 431 431 431 431 431 431 431	4027	. AT	O.		=	<u> </u>													~		
4.54 4.54 3.67 (Fig. Fig. 1) (Fig. Fig. Fig. 1) (Fig. Fig. Fig. 1) (Fig. Fig. Fig. 1) (Fig. Fig. Fig. 1) (Fig. Fig. Fig. Fig. Fig. Fig. 1) (Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.	F 0.2A	7 7				41.4					_								-		
347 224 367 (1111) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1000	* =	7 14		-	-				:											
347		7 5	9 0	107	·	_			_	•											
347 347 140 140 140 140 242 242 246 255 25	200 H	*	. .	0		-															
755 25	9000	E (- :		-	:				;											
	٠. ت	555	3	q	•	0	×	4	=	4	S.	ď									

SAME VALUE DEFINITION REFERENCES SAME S								262					,,							•		•								•						
SYMBOL VALUE DEFINITION REFERENCES LKCTV 5008 3A7 325 345 346 LKCTV 5008 3A7 325 345 346 LKCTV 5009 3A7 325 349 243 LKCTV 4F5C 226 139 243 243 LKFHP 4F5C 226 177 167 168 213 214 239 244 LKRHP 4F5C 227 177 167 168 213 214 243 244									370				8 - 4 - 41					•																		
SYMBAL VALUE DEFINITION REFERENCES LKCTV 5008 3A7 326 345 346 LKCTV 5008 3A7 36 345 346 346 LKCTV 4F5C 226 139 243 243 234 234 LKMP1 4F5C 226 177 187 186 213 214 234 LKMP2 4F5C 227 141 243 243 346 </th <th></th>																																				
LKCTV SOOB 3A7 3EERERNCES LKCTV 5008 3A8 3A6 3A9 LKCTV 5009 3A8 3A4 3A9 3A9 LKCYL 4F57 221 1B3 2OS 2SO 3A9 LKCYL 4F57 224 134 2A3				_																									•							
SYMBOL VALUE DEFINITION REFERENCES LKCTV 5008 3A7 325 345 LKCYC 5009 3A8 354 345 346 LKCYL 4F57 221 183 209 250 LKFHP 4F56 225 224 343 346 310 316 LKHMP1 4F56 225 227 141 316 210								2	¥	₩.	25							Q,															~ ⊥			
SYMBOL VALUE DEFINITION REFERENCES LKCTV 5008 387 364 365 LKCYL 5008 388 364 205 LKCYL 4F57 221 183 205 LKMP1 4F58 222 183 205 LKMP2 4F50 227 181 205 LKMP1 4F50 227 181 205 LKMP2 4F50 227 181 205 LKMP1 4F50 227 187 187 LKMP2 4F50 224 184 243 LKMP4 4F50 224 184 243 LKRAN 4F50 384 224 184 LKRAN 4F50 224 184 225 LRKAN 4F50 384 485 225 LRKAN 4F56 384 485 225 LRKAN 4F57 444 485 225		9					•				~	5	-			S.	•	4																		
2YMBOL VALUE DEFINITION REFERENCE TO THE TOTAL TO THE TOTAL THE TOTAL TO THE TOTAL THE	6 0 1	un.		-		~		_		1			Ŧ		6										•								•			
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	RFNCE	;	4.		39		=	٠.	31	30	10, 18	3	5. 25						2	33	7	74	¥.			~	0		8	4	66	9		9.8		
2 YMBOL LKCTV LKCTV LKCYL LKMP1 LKMP1 LKMP2 LKMP2 LKMP2 LKMP2 LKMP3 LCCY LKMP3 LCCY	REFI	m	ř	Ξ	_	~	_	_	~	₹	-	×	~	4	4	م	ř	ž	Ξ	Ξ	Ξ	Ξ	4	Ξ	ñ	_	=	Ξ	Ξ	=		Ξ	ñ			
39 YM Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	DEFINITION	3A7	388	221	226	225	227	220	389	384	224	3.46	443	975	977	445	126	116	101	102	106	103	117	100	96	112		104	101	113	V 6	105	115	44	436	
	VALUE	5008	5009	4F57	4F 5C	4F 5B	4F 5D	4F56	500A	5005	4F5A	5007	3000	3002	FRIA	FFFF	4F00	0000	000	0005	6000	9000	3000	000 S	2050	0016	000	0001	V 000	0017	0001	0000	3000	0000	0115	
	SYMBOL	LKCTV	LKCYC	LKCYL	LKFHP	LKMP1	L.KMP2	LKNDX	LKR31	LKSAV	LKTAH	LKTBL	LOCPE	LOCPX	LOMTS	LOXX	46 :	SAVE	TSADC	TSAMO	TSHIR	TSHIT	TSHLT	TSHIM	TSCPU	TSCWZ	TSUTM	TSMD8	TSMIR	18481	TSSPE	15910	15519	TSXPT	113	

0 ERRORS

PROGRAMS HAVE

1

114

13 E 7

National Aeronautics and Space Administration	Report Documenta	tion Page		
1. Report No.	2. Government Accession No.		3. Recipient's Catalog	No.
NASA CR-181642				
4. Title and Subtitle			5. Report Date	
Description of the BDX Level	930 Processor at the 6	ate Logic	April 1982	
			6. Performing Organiz	ation Code
7. Author(s)			8. Performing Organiz	ation Report No.
F. Swern and J. McGougl	h			
J		-	10. Work Unit No.	
			505-66-21-03	3
9. Performing Organization Name and A	Address		11. Contract or Grant I	No.
The Bendix Corporation				NO.
Flight Systems Division			NAS1-16807	
Teterboro, NJ 07608			13. Type of Report and	Period Covered
12. Sponsoring Agency Name and Addre	ess		Contractor	Report
National Aeronautics a		۱	14. Sponsoring Agency	/ Code
Langley Research Cente Hampton, VA 23665-522				
15. Supplementary Notes				
La 16. Abstract	rard E. Migneault ngley Research Center			
and other information	tion is provided in su	fficient de mulation of	tail, with sig BDX-930 opera	mal names
17. Key Words (Suggested by Author(s)	18.	Distribution Statem	nent	
Gate Logic Description	1	Unclassifie Subject Cat		
19. Security Classif. (of this report)	20. Security Classif. (of this pa	ige)	21. No. of pages	22. Price
		<u>.</u>	324	
Unclassified	Unclassified		J24	

e 19 . . .